Design of a comparator in CMOS SOI

被引：5
|
作者：
Säll, E [1 ]
Vesterbacka, M [1 ]
机构：
[1] Linkoping Univ, Dept EE, SE-58183 Linkoping, Sweden
来源：
4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/IWSOC.2004.1319884
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper gives an introduction to the silicon-on-insulator (SOI) CMOS technology and presents the major advantages and disadvantages of using SOL It also presents the design of a comparator which has been sent for manufacturing, designed in a 0.13 mum partially depleted SOI CMOS process. The comparator is a first step towards the design of a complete 6-bit flash analog-to-digital converter with a sampling frequency of 1.5 GHz.
引用
收藏
页码：229 / 232
页数：4
相关论文
共 50 条
  • [1] New Design of CMOS Current Comparator
    Kushwah, C. B.
    Soni, D.
    Gamad, R. S.
    2009 SECOND INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2009), 2009, : 210 - 214
  • [2] THE DESIGN OF A HIGH-RESOLUTION CMOS COMPARATOR
    CHONG, CP
    SMITH, KC
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1427 - 1430
  • [3] High performance CMOS current comparator design
    Palmisano, G
    Palumbo, G
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (12): : 785 - 790
  • [4] A Threshold Control Technique for CMOS Comparator Design
    Sun, Guoquan
    Zhang, Yin
    He, Lenian
    Zhu, Xiaolei
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [5] Analogue design issues for SOI CMOS
    RedmanWhite, W
    Tenbroek, BM
    Lee, MSL
    Edwards, CF
    Uren, MJ
    Bunyan, RJT
    1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 6 - 8
  • [6] SOI DESIGN FOR COMPETITIVE CMOS VLSI
    FOSSUM, JG
    CHOI, JY
    SUNDARESAN, R
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (03) : 724 - 729
  • [7] Design of Comparator Using Domino Logic and CMOS Logic
    Rangari, Abhishek V.
    Gaidhani, Yashika A.
    PROCEEDINGS OF 2016 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2016,
  • [8] Design considerations for a high-speed CMOS comparator
    Birru, D
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2000, 87 (04) : 437 - 443
  • [9] Design of a comparator in a 0.25 μm CMOS technology.
    van Bakel, N
    van den Brand, J
    Verkooijen, H
    Schmelling, M
    Sexauer, E
    PROCEEDINGS OF THE SIXTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 2000, 2000 (10): : 525 - 529
  • [10] Understand design drawbacks in analog CMOS SOI
    不详
    MICROWAVES & RF, 1999, 38 (09) : 56 - 56
12345