Low-Power Crossbar Switch With Two-Varistor Selected Complementary Atom Switch (2V-1CAS; Via-Switch) for Nonvolatile FPGA

被引：7

作者：

Banno, Naoki ^{[1
]}

Okamoto, Koichiro ^{[1
]}

Iguchi, Noriyuki ^{[1
]}

Ochi, Hiroyuki ^{[2
]}

Onodera, Hidetoshi ^{[3
]}

Hashimoto, Masanori ^{[4
]}

Sugibayashi, Tadahiko ^{[1
]}

Sakamoto, Toshitsugu ^{[1
]}

Tada, Munehiro ^{[1
]}

机构：

[1] NEC Corp Ltd, Tsukuba, Ibaraki 3058501, Japan

[2] Ritsumeikan Univ, Coll Informat Sci & Engn, Dept Comp Sci, Kusatsu 5258577, Japan

[3] Kyoto Univ, Grad Sch Informat, Dept Commun & Comp Engn, Kyoto 6068501, Japan

[4] Osaka Univ, Grad Sch Informat Sci Technol, Dept Informat Syst EngN, Suita, Osaka 5650871, Japan

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2019年 / 66卷 / 08期

关键词：

Atom switch; electrochemical reaction; field-programmable gate array (FPGA); nonvolatile memory; polymer solid electrolyte (PSE); reconfigurable logic; ARCHITECTURE;

D O I：

10.1109/TED.2019.2922352

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A nonvolatile and programmable routing switch featuring two-varistor selected complementary atom switch (2V-1CAS also known as via-switch) is evaluated. The a-Si/SiN/a-Si varistor as a selector for the atom switch shows superior nonlinear current-voltage characteristics with high selectivity of similar to 10(5), which originates from the staircase barrier height in the layers. The two control lines connected to the varistors realize multiple fan-outs of the crossbar switch without select transistors. The 50 x 20 crossbar switch block is demonstrated, where the atom switch is placed at each cross point and programmed through the varistors. The developed via-switch crossbar switch is a strong candidate for achieving energy-efficient nonvolatile field-programmable gate array in the Internet-of-Things applications.

引用

页码：3331 / 3336

页数：6

共 29 条

[1]

[Anonymous], 2014, PROC INT ELEC DEVICE, DOI [DOI 10.1109/IEDM.2014.7046994, 10.1109/IEDM.2014.7046994]

[2]

[Anonymous], 2015, P INT EL DEV M DIG

[3]

Banno N., 2014, IEEE S VLSI TECHN, P1, DOI DOI 10.1109/VLSIT.2014.6894437

[4]

Banno N., 2015, IEDM