Molecular control of the drain current in a buried channel MOSFET

被引：0

作者：

Yang, Jinman ^{[1
]}

de la Garza, L. ^{[1
]}

Thornton, T. J. ^{[1
]}

Kozicki, M. ^{[1
]}

Gust, D. ^{[1
]}

机构：

[1] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85287 USA

来源：

ICCN 2002: INTERNATIONAL CONFERENCE ON COMPUTATIONAL NANOSCIENCE AND NANOTECHNOLOGY | 2002年

关键词：

SOI; electron transport; molecular electronics;

D O I：

暂无

中图分类号：

TB3 [工程材料学];

学科分类号：

0805 ; 080502 ;

摘要：

We present results from a buried channel MOSFET with a molecular monolayer deposited on the surface. After attachment of the monolayer, the threshold voltage of the device shifts by approximately -4.5 V. We explain this result in terms of an increase in the concentration of fixed positive charge at the upper Si:SiO2 interface due to protonation of the surface by the molecular monolayer. Numerical simulations of the device show that the observed shift in threshold voltage can be explained by an increase of 2.5 x 10(11) cm(-2) in the positive charge density located at the surface of the MOSFET.

引用

页码：318 / 321

页数：4

共 50 条

[31] Buried SiGe as a performance booster in n-channel FDSOI MOSFETs [J].

Clifton, Paul ;

Goebel, Andreas ;

Mulfinger, Robert ;

Child, Amy ;

Straub, Sherry ;

Sporer, Ryan ;

Carter, Rick ;

Kluth, Jon ;

Schaeffer, Jamie ;

Bich-Yen Nguyen ;

Chabanne, Guillaume ;

Daval, Nicolas ;

Schwarzenbach, Walter ;

Hemkar, Manish ;

Chu, Schubert ;

Moffatt, Steve .

SOLID-STATE ELECTRONICS, 2019, 162

[32] Ultrathin Body and Buried Oxide SOI MOSFETs With Non-LDD Source/Drain Extensions: A Simulation Study [J].

Zhang, Dongli ;

Guo, Yeye ;

Zhou, Guoao ;

Chen, Lekai ;

Wang, Mingxiang ;

Wang, Huaisheng .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) :412-417

[33] A comparison of advanced transport models for the computation of the drain current in nanoscale nMOSFETs [J].

Palestri, P. ;

Alexander, C. ;

Asenov, A. ;

Aubry-Fortuna, V. ;

Baccarani, G. ;

Bournel, A. ;

Braccioli, M. ;

Cheng, B. ;

Dollfus, P. ;

Esposito, A. ;

Esseni, D. ;

Fenouillet-Beranger, C. ;

Fiegna, C. ;

Fiori, G. ;

Ghetti, A. ;

Iannaccone, G. ;

Martinez, A. ;

Majkusiak, B. ;

Monfray, S. ;

Peikert, V. ;

Reggiani, S. ;

Riddet, C. ;

Saint-Martin, J. ;

Sangiorgi, E. ;

Schenk, A. ;

Selmi, L. ;

Silvestri, L. ;

Toniutti, P. ;

Walczak, J. .

SOLID-STATE ELECTRONICS, 2009, 53 (12) :1293-1302

[34] An analytical drain current model for symmetric double-gate MOSFETs [J].

Yu, Fei ;

Huang, Gongyi ;

Lin, Wei ;

Xu, Chuanzhong .

AIP ADVANCES, 2018, 8 (04)

[35] A nanoscale dual-channel trench (DCT) MOSFET for analog/RF applications [J].

Adhikari, Manoj Singh ;

Singh, Yashvir .

SUPERLATTICES AND MICROSTRUCTURES, 2015, 88 :567-573

[36] Mechanical Stress effects on p-channel MOSFET performance and NBTI reliability [J].

Ioannou, Dimitris P. ;

La Rosa, Giuseppe .

2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,

[37] Analytical Modeling for Short Channel SOI-MOSFET and to Study its Performance [J].

Kumar, K. Senthil ;

Ghosh, Saptarsi ;

Sarkar, Anup ;

Bhattacharya, S. ;

Sarkar, Subir Kumar .

MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 :5150-+

[38] Closed-form analytical drain current model considering energy transport and self-heating for short-channel fully-depleted SOINMOS devices with lightly-doped drain structure biased in strong inversion [J].

Lin, SC ;

Kuo, JB .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (12) :2193-2203

[39] Scaling of Dopant Segregation Schottky Barrier Using Metal Strip Buried Oxide MOSFET and its Comparison with Conventional Device [J].

Kumar, Prashanth ;

WasimArif ;

Bhowmick, Brinda .

SILICON, 2018, 10 (03) :811-820

[40] Buried channel silicon-on-insulator MOSFETs for hot-electron spectroscopy [J].

Yang, JM ;

Thornton, TJ ;

Goodnick, SM ;

Kozicki, M ;

Lyding, J .

PHYSICA B-CONDENSED MATTER, 2002, 314 (1-4) :354-357

← 1 2 3 4 5 →