Molecular control of the drain current in a buried channel MOSFET

被引：0

作者：

Yang, Jinman ^{[1
]}

de la Garza, L. ^{[1
]}

Thornton, T. J. ^{[1
]}

Kozicki, M. ^{[1
]}

Gust, D. ^{[1
]}

机构：

[1] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85287 USA

来源：

ICCN 2002: INTERNATIONAL CONFERENCE ON COMPUTATIONAL NANOSCIENCE AND NANOTECHNOLOGY | 2002年

关键词：

SOI; electron transport; molecular electronics;

D O I：

暂无

中图分类号：

TB3 [工程材料学];

学科分类号：

0805 ; 080502 ;

摘要：

We present results from a buried channel MOSFET with a molecular monolayer deposited on the surface. After attachment of the monolayer, the threshold voltage of the device shifts by approximately -4.5 V. We explain this result in terms of an increase in the concentration of fixed positive charge at the upper Si:SiO2 interface due to protonation of the surface by the molecular monolayer. Numerical simulations of the device show that the observed shift in threshold voltage can be explained by an increase of 2.5 x 10(11) cm(-2) in the positive charge density located at the surface of the MOSFET.

引用

页码：318 / 321

页数：4

共 50 条

[21] Analysis on performances of ultra-thin vertical MOSFET depending on position of gate-drain misalignment [J].

Kim, Soomin ;

Cho, Seongjae .

JAPANESE JOURNAL OF APPLIED PHYSICS, 2024, 63 (05)

[22] Investigation of Channel Mobility Enhancement Techniques Using Si/SiGe/GeSn Materials in Orthogonally Oriented Selective Buried Triple Gate Vertical Power MOSFET: Design and Performance Analysis [J].

Lodhi, M. Ejaz Aslam ;

Ansari, Abdul Quaiyum ;

Loan, Sajad A. ;

Urooj, Shabana ;

Nasser, Nidal .

MICROMACHINES, 2025, 16 (04)

[23] Two-dimensional analytical model of threshold voltage and drain current of a double-halo gate-stacked triple-material double-gate MOSFET [J].

Mahmud, Md. Arafat ;

Subrina, Samia .

JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (02) :525-536

[24] Isolation Integrity of Drain/Gate Contact Exposed with Source/Drain Extension Length for SOI p-channel FinFETs [J].

Rao, Zih-Yang ;

Wang, Mu-Chun ;

Cai, Jun-Wen ;

Tuan, Fu-Yuan ;

Liao, Wen-Shiang ;

Lan, Wen-How .

2017 6TH INTERNATIONAL SYMPOSIUM ON NEXT GENERATION ELECTRONICS (ISNE), 2017,

[25] Scale-invariant drain current in nano-FETs [J].

Wulf, U. ;

Richter, H. .

JOURNAL OF NANO RESEARCH, 2010, 10 :49-61

[26] Drain current model for nanoscale double-gate MOSFETs [J].

Hariharan, Venkatnarayan ;

Thakker, Rajesh ;

Singh, Karmvir ;

Sachid, Angada B. ;

Patil, M. B. ;

Vasi, Juzer ;

Rao, V. Ramgopal .

SOLID-STATE ELECTRONICS, 2009, 53 (09) :1001-1008

[27] Breakdown voltage in uniaxially strained n-channel SOI MOSFET [J].

Watanabe, N ;

Kojima, T ;

Maeda, Y ;

Nishisaka, M ;

Asano, T .

JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (4B) :2134-2139

[28] New electrically thinned intrinsic-channel SOI MOSFET with 0.01 mu m channel length [J].

Shimatani, T ;

Pidin, S ;

Koyanagi, M .

JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B) :1659-1662

[29] A Novel Channel Engineered Continuous Floating Gate MOSFET for Memory Applications [J].

Barothiya, Neha ;

Dabhi, Chetan T. ;

Patil, Ganesh C. .

JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2019, 14 (05) :606-613

[30] Simulated threshold voltage adjustment and drain current enhancement in novel striped-gate nondoped-channel fully depleted SOI-MOSFETs [J].

Koh, R .

JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2000, 39 (4B) :2229-2235

← 1 2 3 4 5 →