Molecular control of the drain current in a buried channel MOSFET

被引：0

作者：

Yang, Jinman ^{[1
]}

de la Garza, L. ^{[1
]}

Thornton, T. J. ^{[1
]}

Kozicki, M. ^{[1
]}

Gust, D. ^{[1
]}

机构：

[1] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85287 USA

来源：

ICCN 2002: INTERNATIONAL CONFERENCE ON COMPUTATIONAL NANOSCIENCE AND NANOTECHNOLOGY | 2002年

关键词：

SOI; electron transport; molecular electronics;

D O I：

暂无

中图分类号：

TB3 [工程材料学];

学科分类号：

0805 ; 080502 ;

摘要：

We present results from a buried channel MOSFET with a molecular monolayer deposited on the surface. After attachment of the monolayer, the threshold voltage of the device shifts by approximately -4.5 V. We explain this result in terms of an increase in the concentration of fixed positive charge at the upper Si:SiO2 interface due to protonation of the surface by the molecular monolayer. Numerical simulations of the device show that the observed shift in threshold voltage can be explained by an increase of 2.5 x 10(11) cm(-2) in the positive charge density located at the surface of the MOSFET.

引用

页码：318 / 321

页数：4

共 50 条

[1] Role of the substrate during pseudo-MOSFET drain current transients
Park, K.
Nayak, P.
Schroder, D. K.
SOLID-STATE ELECTRONICS, 2010, 54 (03) : 316 - 322
[2] Buried Oxide on Extended Drain MOSFET (BOX EDMOS) for RF applications in FDSOI/Bulk Technology
Ivaniukovich, Aliaksei
Kim, KwanYoung
Maeng, Wooyeol
Shin, HuiChul
Park, KangWook
Kim, Yoon-Suk
Kwon, UiHui
Kim, Dae Sin
2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2019,
[3] Pseudo-MOSFET Drain-Current Transients: Influence of the Substrate
Park, Kihoon
Nayak, Pinakpani
Schroder, Dieter K.
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (09) : 993 - 995
[4] Split gate SOI MOSFET with Drain Dependent Bias for Short Channel Effects Reduction
Hosseini, S. E.
PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING SYSTEMS, 2009, : 863 - 865
[5] Vertical MOSFET with buried gate
Kodama, M
Uesugi, T
Mitsushima, Y
Taga, Y
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1997, 80 (09): : 19 - 25
[6] The deep-saturation study of drain current in SOI MOSFET's transfer characteristics
Yue, H
Zhu, JG
Guo, L
Zhang, ZF
ACTA PHYSICA SINICA, 2001, 50 (01) : 120 - 125
[7] Buried layer engineering to reduce the drain-induced barrier lowering of sub-0.05 μm SOI-MOSFET
Koh, R
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (4B): : 2294 - 2299
[8] Influence of source/drain formation process on resistance and effective mobility for scaled multi-channel MOSFET
Tachi, Kiichi
Vulliet, Nathalie
Barraud, Sylvain
Kakushima, Kuniyuki
Iwai, Hiroshi
Cristoloveanu, Sorin
Ernst, Thomas
SOLID-STATE ELECTRONICS, 2011, 65-66 : 16 - 21
[9] On the Enhancement of the Drain Current in Indium-Rich InGaAs Surface-Channel MOSFETs
Sarwar, A. T. M. Golam
Siddiqui, Mahmudur R.
Satter, Md. Mahbub
Haque, Anisul
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (06) : 1653 - 1660
[10] Quantum scattering and its impact on the source–drain current with defect generation in the channel of nanoscale transistors
Ling-Feng Mao
Indian Journal of Physics, 2020, 94 : 583 - 592

← 1 2 3 4 5 →