RPC: An Approach for Reducing Compulsory Misses in Packet Processing Cache

被引:0
|
作者
Yamaki, Hayato [1 ]
Nishi, Hiroaki [2 ]
Miwa, Shinobu [1 ]
Honda, Hiroki [1 ]
机构
[1] Univ Electrocommun, Dept Comp & Network Engn, Chofu, Tokyo 1828585, Japan
[2] Keio Univ, Dept Syst Design Engn, Yokohama, Kanagawa 2238522, Japan
来源
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | 2020年 / E103D卷 / 12期
关键词
internet router; packet processing cache; data prediction; POWER;
D O I
10.1587/transinf.2020EDP7035
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a technique to reduce compulsory misses of packet processing cache (PPC), which largely affects both throughput and energy of core routers. Rather than prefetching data, our technique called response prediction cache (RPC) speculatively stores predicted data in PPC without additional access to the low-throughput and power-consuming memory (i.e., TCAM). RPC predicts the data related to a response flow at the arrival of the corresponding request flow, based on the request-response model of internet communications. Our experimental results with 11 real-network traces show that RPC can reduce the PPC miss rate by 13.4% in upstream and 47.6% in downstream on average when we suppose three-layer PPC. Moreover, we extend RPC to adaptive RPC (A-RPC) that selects the use of RPC in each direction within a core router for further improvement in PPC misses. Finally, we show that A-RPC can achieve 1.38x table-lookup throughput with 74% energy consumption per packet, when compared to conventional PPC.
引用
收藏
页码:2590 / 2599
页数:10
相关论文
共 50 条
  • [31] YAARC: yet another approach to further reducing the rate of conflict misses
    Mohsen Sharifi
    Behrouz Zolfaghari
    The Journal of Supercomputing, 2008, 44 : 24 - 40
  • [32] Balanced instruction cache: Reducing conflict misses of direct-mapped caches through balanced subarray accesses
    Department of Electrical and Computer Engineering, San Diego State University
    IEEE Comput. Archit. Lett., 2006, 1 (2-5):
  • [33] A Purely Functional Approach to Packet Processing
    Bonelli, Nicola
    Giordano, Stefano
    Procissi, Gregorio
    Abeni, Luca
    TENTH 2014 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS (ANCS'14), 2014, : 219 - 230
  • [34] METHOD FOR PROCESSING MULTIPLE CACHE LINE MISSES THAT RESULTS IN GREATLY ENHANCING CPU UTILIZATION AND PERFORMANCE.
    Yamour, J.
    IBM technical disclosure bulletin, 1983, 25 (12): : 6440 - 6442
  • [35] Line Replacement Algorithm for L1-scale Packet Processing Cache
    Yamaki, Hayato
    Nishi, Hiroaki
    ADJUNCT PROCEEDINGS OF THE 13TH INTERNATIONAL CONFERENCE ON MOBILE AND UBIQUITOUS SYSTEMS: COMPUTING NETWORKING AND SERVICES (MOBIQUITOUS 2016), 2016, : 12 - 17
  • [36] Using packet scheduling to enhance I-Cache behavior of protocol processing
    Zhang, Zhibin
    Guo, Li
    Fang, Binxing
    Eighth International Conference on High-Performance Computing in Asia-Pacific Region, Proceedings, 2005, : 463 - 468
  • [37] Hint-based cache design for reducing miss penalty in HBS packet classification algorithm
    Chang, Yeim-Kuan
    Kuo, Fang-Chen
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2013, 73 (08) : 1170 - 1182
  • [38] Open and reliable group communication processing: The FITOS-RPC approach
    Barreto, LP
    Jansch-Porto, I
    PROCEEDINGS OF THE SIXTH EUROMICRO WORKSHOP ON PARALLEL AND DISTRIBUTED PROCESSING - PDP '98, 1998, : 389 - 394
  • [39] Reducing Cache Coherence Traffic with a NUMA-Aware Runtime Approach
    Caheny, Paul
    Alvarez, Lluc
    Derradji, Said
    Valero, Mateo
    Moreto, Miquel
    Casas, Marc
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2018, 29 (05) : 1174 - 1187
  • [40] An approach for optimal bandwidth allocation in packet processing systems
    Ahmadi, Mahmood
    Wong, Stephan
    CNSR 2008: PROCEEDINGS OF THE 6TH ANNUAL COMMUNICATION NETWORKS AND SERVICES RESEARCH CONFERENCE, 2008, : 208 - 214