Smart Sensor: SoC Architecture for the Industrial Internet of Things

被引:37
作者
Urbina, Marcelo [1 ]
Acosta, Tatiana [1 ]
Lazaro, Jesus [2 ]
Astarloa, Armando [2 ]
Bidarte, Unai [2 ]
机构
[1] Univ Fuerzas Armadas ESPE, Dept Elect & Elect, Sangolqui 170503, Ecuador
[2] Univ Basque Country, Dept Elect Technol, Bilbao 48013, Spain
关键词
Cyber-security; field programmable gate array (FPGA); high-availability seamless redundancy (HSR); industrial communication; Internet of Things (IoT); parallel redundancy protocol (PRP); Smart Sensor; synchronization; BIG DATA ANALYTICS; NETWORKS;
D O I
10.1109/JIOT.2019.2908264
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, the concept of intelligent manufacturing is being introduced, based on the integration of new advanced technologies, such as the Internet of Things (IoT), distributed control, data analysis, and cyber-security in the manufacturing area, with the aim of improving manufacturing processes and the articles produced. In this sense, new intelligent devices (Smart Sensors) should be developed that integrate several detection methods (sensors), real-time (RT) data analysis, and wired and/ or wireless connectivity. The main contribution of this paper is the design, implementation, and experimental verification of an architecture of a Smart Sensor that satisfies the operational requirements needed by the Industrial IoT (IIoT). Considering the software and hardware adaptability that a Smart Sensor should have, this paper takes advantage of the characteristics of the current field programmable gate arrays (FPGAs) and SoC to implement a Smart Sensor for the IIoT. In this sense, the proposed Smart Sensor architecture incorporates RT operation features, the ability to perform local data analysis, high availability communication interfaces, such as high-availability seamless redundancy (HSR) and parallel redundancy protocol (PRP), interoperability (industrial protocols), and cyber-security. The architecture was implemented with hardware available in the market, IP cores, and Python libraries developed by third parties. Finally, to validate the applicability of the architecture in the industry, two test environments were implemented. In the first case, interoperability, high availability, synchronization, and local data processing are validated. The second case aims to determine the delay when adding encryption (cyber-security) in layer 2 communications.
引用
收藏
页码:6567 / 6577
页数:11
相关论文
共 60 条
[1]  
[Anonymous], 2018, DELL EDGE GATEWAY 50
[2]  
[Anonymous], 2018, OVERCOMING SMART GRI
[3]  
[Anonymous], 618501 IEC
[4]  
[Anonymous], 2008, P 2008 AUSTRALASIAN
[5]  
[Anonymous], 2011, 20004 IRIG
[6]  
[Anonymous], 2012, P IEEE ISPCS, DOI DOI 10.1109/ISPCS.2012.6336632
[7]  
[Anonymous], 2020, IEEE Std 1588-2019 (Revision of IEEE Std 1588-2008)
[8]  
[Anonymous], 2018, NEXCOM PRODUCTS
[9]  
[Anonymous], 20004 IRIG
[10]  
[Anonymous], 2007, Computing Foundations and Practice for Cyber‐Physical Systems: A Preliminary Report