共 15 条
[1]
Chakrabarty K., 2000, Proceedings 18th IEEE VLSI Test Symposium, P127, DOI 10.1109/VTEST.2000.843836
[3]
Ghosh I, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P542, DOI 10.1109/DAC.1998.724531
[4]
Holland J.H., 1975, Adoption in Natural and Artificial systerm
[5]
Constraint driven pin mapping for concurrent SOC testing
[J].
ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS,
2002,
:511-516
[6]
IMMANENI V, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P488, DOI 10.1109/TEST.1990.114058
[7]
Iyengar V., 2002, J ELECT TESTING THEO, V18
[8]
Iyengar Vikram, EFFICIENT WRAPPER TA
[9]
A structured and scalable mechanism for test access to embedded reusable cores
[J].
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS,
1998,
:284-293
[10]
MATHEWSON B, 1998, IEEE P1500 WORK GROU