Asynchronous design for high-speed and low-power circuits

被引：0
|
作者：
Beerel, Peter A.
机构：
来源：
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2006年 / 4148卷
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：669 / 669
页数：1
相关论文
共 50 条
  • [41] Pipelining method for low-power and high-speed SAR ADC design
    Fazel, Ziba
    Saeedi, Saeed
    Atarodi, Mojtaba
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 87 (03) : 353 - 368
  • [42] Design and Analysis of Low-Power High-Speed Clocked Digital Comparator
    Thakre, Sameer
    Srivastava, Pankaj
    2015 GLOBAL CONFERENCE ON COMMUNICATION TECHNOLOGIES (GCCT), 2015, : 638 - 642
  • [43] A design methodology for high-speed low-power mcml frequency dividers
    Alioto, Massimo
    Mita, Rosario
    Palumbo, Gaetano
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1308 - +
  • [44] Design of low-power high-speed maximum a priori decoder architectures
    Worm, A
    Lamm, H
    Wehn, N
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 258 - 265
  • [45] High-Speed Low-Power Viterbi Decoder Design for TCM Decoders
    He, Jinjin
    Liu, Huaping
    Wang, Zhongfeng
    Huang, Xinming
    Zhang, Kai
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (04) : 755 - 759
  • [46] Design and architecture for low-power/high-speed RISC microprocessor: SuperH
    Maejima, H
    Kainaga, M
    Uchiyama, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (12) : 1539 - 1545
  • [47] Multiple Constant Multiplication Algorithm for High-Speed and Low-Power Design
    Oudjida, Abdelkrim K.
    Liacha, Ahmed
    Bakiri, Mohammed
    Chaillet, Nicolas
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (02) : 176 - 180
  • [48] Tehrahertz CMOS Design for Low-Power and High-Speed Wireless Communication
    Fujishima, Minoru
    Amakawa, Shuhei
    Takano, Kyoya
    Katayama, Kosuke
    Yoshida, Takeshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2015, E98C (12): : 1091 - 1104
  • [49] Energy recovery for the design of high-speed, low-power static RAMs
    Tzartzanis, N
    Athas, WC
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 55 - 60
  • [50] DESIGN OF A LOW-POWER HIGH-SPEED COMPARATOR IN 0.13μm CMOS
    Fouzy, B. B. A.
    Reaz, M. B. I.
    Bhuiyan, M. A. S.
    Badal, M. T. I.
    Hashim, F. H.
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 289 - 292
12345