Asynchronous design for high-speed and low-power circuits

被引：0
|
作者：
Beerel, Peter A.
机构：
来源：
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2006年 / 4148卷
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：669 / 669
页数：1
相关论文
共 50 条
  • [31] Design of A High-Speed Low-Power Multiport Register File
    Li, Shenglong
    Li, Zhaolin
    Wang, Fang
    2009 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2009), 2009, : 408 - +
  • [32] Analysis and design of high-speed and low-power CMOS PLAs
    Wang, JS
    Chang, CR
    Yeh, CW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (08) : 1250 - 1262
  • [33] Design of High-Speed and Low-Power Comparator in Flash ADC
    Zhang, Shaozhen
    Li, Zheying
    Ling, Bo
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 687 - 692
  • [34] Optimizing FinFET Technology for High-Speed and Low-Power Design
    Sairam, Tarun
    Zhao, Wei
    Cao, Yu
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 73 - 77
  • [35] Low-power clock-deskew buffer for high-speed digital circuits
    Liu, SI
    Lee, JH
    Tsao, HW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (04) : 554 - 558
  • [36] A LOW-POWER VDD-MANAGEMENT TECHNIQUE FOR HIGH-SPEED DOMINO CIRCUITS
    Tsai, Yu-Tzu
    Huang, Hsiang-Hui
    Hsu, Sheng-Wei
    Cheng, Ching-Hwa
    Guo, Jiun-In
    2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 394 - 397
  • [37] HIGH-SPEED, LOW-POWER, IMPLANTED-BURIED-OXIDE CMOS CIRCUITS
    COLINGE, JP
    HASHIMOTO, K
    KAMINS, T
    CHIANG, SY
    LIU, ED
    PENG, SS
    RISSMAN, P
    IEEE ELECTRON DEVICE LETTERS, 1986, 7 (05) : 279 - 281
  • [38] Design of FPGA's High-speed and Low-power Programmable Interconnect
    Chen, Weitong
    Li, Lei
    Lu, Peng
    Lai, Jinmei
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 707 - 709
  • [39] Low-Power and High-Speed Approximate Multiplier Design with a Tree Compressor
    Yang, Tongxin
    Ukezono, Tomoaki
    Sato, Toshinori
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 89 - 96
  • [40] Pipelining method for low-power and high-speed SAR ADC design
    Ziba Fazel
    Saeed Saeedi
    Mojtaba Atarodi
    Analog Integrated Circuits and Signal Processing, 2016, 87 : 353 - 368
12345