A NEW HIGH-LEVEL METHODOLOGY FOR PROGRAMMING FPGA-BASED SMART CAMERA

被引：2
|
作者：
Roudel, Nicolas [1 ]
Berry, Francois [1 ]
Serot, Jocelyn [1 ]
Eck, Laurent [2 ]
机构：
[1] Univ Blaise Pascal, UMR 6602, CNRS, 24 Ave Landais, F-63177 Clermont Ferrand, France
[2] CEA, LIST, F-92265 Fontenay Aux Roses, France
来源：
13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS | 2010年
关键词：
Soft-core; methodology; smart camera; heterogeneous platforms; CAL; processing elements;
D O I：
10.1109/DSD.2010.68
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Due to the various devices composing a smart camera system, various languages have to be known by the designer (like HDL and C/C++). Most of vision applications designers are software program-tiers and do not have a good knowledge of HDLs (VHDL). This paper presents a new high-level methodology for implementing vision applications on smart camera platforms. This methodology is based on a soft-core approach to manage the whole system and a dataflow (actor-oriented) language to design the processing elements. We discuss in particular interfacing constraints.
引用
收藏
页码：573 / 578
页数：6
相关论文
共 50 条
  • [21] Generating Efficient FPGA-based CNN Accelerators from High-Level Descriptions
    Nermine Ali
    Jean-Marc Philippe
    Benoit Tain
    Philippe Coussy
    Journal of Signal Processing Systems, 2022, 94 : 945 - 960
  • [22] FPGA-based Implementation of the Stereo Matching Algorithm using High-Level Synthesis
    Firmansyah, Iman
    Yamaguchi, Yoshiki
    2021 IEEE 14TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2021), 2021, : 1 - 7
  • [23] FPGA-Based Acceleration of Expectation Maximization Algorithm using High-Level Synthesis
    Momen, Mohammad Abdul
    Khalid, Mohammed A. S.
    Oninda, Mohammad Abdul Moin
    2019 CONFERENCE ON DESIGN AND ARCHITECTURES FOR SIGNAL AND IMAGE PROCESSING (DASIP), 2019, : 41 - 46
  • [24] High-level design flow and environment for FPGA-based dynamic partial reconfiguration
    Ben Abdelali, Abdessalem
    Hannachi, Marwa
    Krifa, Mohamed Nidhal
    Rabah, Hassan
    Mtibaa, Abdellatif
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2017, 104 (08) : 1254 - 1284
  • [25] Design and implementation of a high level programming environment for FPGA-based image processing
    Crookes, D
    Benkrid, K
    Bouridane, A
    Alotaibi, K
    Benkrid, A
    IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING, 2000, 147 (04): : 377 - 384
  • [26] A Virtual Machine Approach for High-level FPGA Programming
    Sylvestre, Loic
    Serot, Jocelyn
    Chailloux, Emmanuel
    2022 IEEE 30TH INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2022), 2022, : 235 - 235
  • [27] High-level low power FPGA design methodology
    Wolff, FG
    Knieser, MJ
    Weyer, DJ
    Papachristou, CA
    PROCEEDINGS OF THE IEEE 2000 NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE: ENGINEERING TOMORROW, 2000, : 554 - 559
  • [28] A 1.3 megapixel FPGA-based smart camera for high dynamic range real time video
    Lapray, Pierre-Jean
    Heyrman, Barthelemy
    Rosse, Matthieu
    Ginhac, Dominique
    2013 SEVENTH INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS (ICDSC), 2013,
  • [29] FPGA-based DFT system design, optimisation and implementation using high-level synthesis
    Tang, Shensheng
    Sinare, Monali
    Xie, Yi
    INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2022, 69 (01) : 47 - 61
  • [30] Distributed FPGA-based Smart Camera Architecture for Computer Vision Applications
    Bourrasset, Cedric
    Maggiani, Luca
    Serot, Jocelyn
    Berry, Francois
    Pagano, Paolo
    2013 SEVENTH INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS (ICDSC), 2013,
12345