SiGe Asymmetric Dual-k Spacer FinFETs-Based 6T SRAM Cell to Mitigate Read-Write Conflict

被引:0
作者
Gopal, Maisagalla [1 ]
Sharma, Vishal [1 ]
Vishvakarma, Santosh Kumar [1 ]
机构
[1] Indian Inst Technol, Elect Engn Dept, Indore 453552, Madhya Pradesh, India
关键词
Short Channel Effects; I-ON/I-OFF; SiGe AsymD-k FinFET; SNM; SRAM; PERFORMANCE; UNDERLAP; OPTIMIZATION; MOSFETS; CHANNEL; DESIGN; BULK; SOI;
D O I
10.1166/jno.2018.2122
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose silicon-germanium (SiGe) channel based asymmetric underlap dual-k spacer Fin-field effect transistor (AsymD-k FinFET) for high performance and robust SRAM cell. The amalgamation of channel mobility enhancement and asymmetric dual-k, offers high current drive capabilities while preserving lower short channel effects. This results in improvement of static noise margin of all possible modes of SRAM. Compared to conventional FinFET SRAM, SiGe based AsymD-k FinFET SRAM exhibits 9.16% enhancement in hold SNM, 18.22% in read and 5.96% in write SNM. Furthermore, the read and write access times reduced by 48.6% and 32.4% respectively.
引用
收藏
页码:467 / 471
页数:5
相关论文
共 19 条
[1]  
[Anonymous], 2013, Tech. Rep.
[2]  
ASSADERAGHI F, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P809, DOI 10.1109/IEDM.1994.383301
[3]  
Colinge JP, 2008, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-71752-4_1
[4]   Pragmatic design of nanoscale multi-gate CMOS [J].
Fossum, JG ;
Wang, LQ ;
Yang, JW ;
Kim, SH ;
Trivedi, VP .
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, :613-616
[5]   Asymmetric Drain Spacer Extension (ADSE) FinFETs for Low-Power and Robust SRAMs [J].
Goel, Ashish ;
Gupta, Sumeet Kumar ;
Roy, Kaushik .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (02) :296-308
[6]  
Hisamoto D, 2000, IEEE T ELECTRON DEV, V47, P2320, DOI 10.1109/16.887014
[7]   A folded-channel MOSFET for deep-sub-tenth micron era [J].
Hisamoto, D ;
Lee, WC ;
Kedzierski, J ;
Anderson, E ;
Takeuchi, H ;
Asano, K ;
King, TJ ;
Bokor, J ;
Hu, CM .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :1032-1034
[8]   Design optimization and performance projections of double-gate FinFETs with Gate-Source/Drain underlap for SRAM application [J].
Kim, Seung-Hwan ;
Fossum, Jerry G. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (08) :1934-1942
[9]   Analysis of the Performance of n-Type FinFETs With Strained SiGe Channel [J].
Lizzit, Daniel ;
Palestri, Pierpaolo ;
Esseni, David ;
Revelant, Alberto ;
Selmi, Luca .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (06) :1884-1891
[10]   Asymmetrically Doped FinFETs for Low-Power Robust SRAMs [J].
Moradi, Farshad ;
Gupta, Sumeet Kumar ;
Panagopoulos, Georgios ;
Wisland, Dag T. ;
Mahmoodi, Hamid ;
Roy, Kaushik .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (12) :4241-4249