Dual-processor design of energy efficient fault-tolerant system

被引:4
作者
Hua, Shaoxiong [1 ]
Pari, Pushkin R. [2 ]
Qu, Gang [3 ]
机构
[1] Synopsys Inc, 700 E Middlefield Rd, Mountain View, CA 94043 USA
[2] Intel Technol India Pvt Ltd, Bangalore, Karnataka, India
[3] Univ Maryland, UMIACS, Dept ECE, College Pk, MD 20742 USA
来源
IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS | 2006年
基金
美国国家科学基金会;
关键词
D O I
10.1109/ASAP.2006.27
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A popular approach to guarantee fault tolerance in safety-critical applications is to ran the application on two processors. A checkpoint is inserted at the completion of the primary copy. If there is no fault, the secondary processor terminates its execution. Otherwise, should the fault occur, the second processor continues and completes the application before its deadline. In this paper, we study the energy efficiency of such dual-processor system. Specifically, we first derive an optimal static voltage scaling policy for single periodic task. We then extend it to multiple periodic tasks based on worst case execution time (WCET) analysis. Finally, we discuss how to further reduce system's energy consumption at run time by taking advantage of the actual execution time which is less than the WCET. Simulation on real-life benchmark applications shows that our technique can save up to 80% energy while still providing fault tolerance.
引用
收藏
页码:239 / +
页数:2
相关论文
共 14 条
[1]   EFFECTIVE ANALYSIS FOR ENGINEERING REAL-TIME FIXED PRIORITY SCHEDULERS [J].
BURNS, A ;
TINDELL, K ;
WELLINGS, A .
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1995, 21 (05) :475-480
[2]  
Gruian F., 2000, POWER AWARE COMPUTIN, P1
[3]  
Kim NY, 1996, REAL TIM SYST SYMP P, P300, DOI 10.1109/REAL.1996.563726
[4]  
KIM W, 2000, P DES AUT TEST EUR, P788
[5]  
Liu JaneW.S., 2000, Real-Time Systems, V1st
[6]  
LOCKE CD, 1991, PROCEEDING : TWELFTH REAL-TIME SYSTEMS SYMPOSIUM, P181, DOI 10.1109/REAL.1991.160372
[7]   A fault-tolerant dynamic scheduling algorithm for multiprocessor real-time systems and its analysis [J].
Manimaran, G ;
Murthy, CSR .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1998, 9 (11) :1137-1152
[8]   The interplay of power management and fault recovery in real-time systems [J].
Melhem, R ;
Mossé, D ;
Elnozahy, E .
IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (02) :217-231
[9]  
RASHID MW, 2005, IEEE MICRO NOV, P60
[10]   Intra-task voltage scheduling for low-energy hard real-time applications [J].
Shin, D ;
Lee, S ;
Kim, J .
IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (02) :20-30