FPGA Based Arbiter Physical Unclonable Function Implementation with Reduced Hardware Overhead

被引：0

作者：

Ivaniuk, Alexander A. ^{[1
]}

Zalivaka, Siarhei S. ^{[1
]}

机构：

[1] Belarusian State Univ Informat & Radioelect, Minsk 220013, BELARUS

来源：

PATTERN RECOGNITION AND INFORMATION PROCESSING, PRIP 2019 | 2019年 / 1055卷

关键词：

Physical Unclonable Function; Arbiter; FPGA; LUT; Symmetrical path;

D O I：

10.1007/978-3-030-35430-5_18

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

The existing implementations of the arbiter physical unclonable function (PUF) are based on synthesis of configurable symmetric paths, each link of which is a pair of two-input multiplexers providing two configurations of test signal translation: straight and exchange. To build a single link on FPGA, it is necessary to use two built-in LUT blocks, providing the implementation of two multiplexers, and the hardware resources of the LUT blocks are not fully utilized. The paper presents a new architecture of symmetric paths of the arbiter PUF, providing efficient use of the hardware resources of LUT blocks for various Xilinx Artix-7 FPGA family.

引用

页码：216 / 227

页数：12

共 50 条

[31] Counteracting Modeling Attacks using Hardware-based Dynamic Physical Unclonable Function
Rajput, Shailesh
Dofe, Jaya
2023 IEEE INTERNATIONAL CONFERENCE ON CYBER SECURITY AND RESILIENCE, CSR, 2023, : 586 - 591
[32] Asynchronous Approach to Ring Oscillator for FPGA-based Physical Unclonable Function Design
Silwal, Roshan
Niamat, Mohammed
Mustapa, Muslim
2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 541 - 544
[33] Device authentication with FPGA based self correcting Physical Unclonable Function for Internet of Things
Agarwal, Shreesh Kumar
Joshi, Amit M.
MICROPROCESSORS AND MICROSYSTEMS, 2022, 95
[34] Microprocessor Based Physical Unclonable Function
Kumar, Sudeendra K.
Sahoo, Sauvagya
Mahapatra, Abhishek
Swain, Ayas Kanta
Mahapatra, K. K.
2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 246 - 251
[35] IP-Level Implementation of a Resistance-Based Physical Unclonable Function
Ismari, Dylan
Plusquellic, Jim
2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), 2014, : 64 - 69
[36] Implementation of a Symmetric Double Arbiter Physical Unclonable Function and Evaluation the Impact of Temperature Influences using PYNQ-Z1 Board
Yavuz, Sinan
Naroska, Edwin
Daniel, Kai
20TH INTERNATIONAL WIRELESS COMMUNICATIONS & MOBILE COMPUTING CONFERENCE, IWCMC 2024, 2024, : 138 - 143
[37] Hardware Implementation of Physically Unclonable Function (PUF) in Perpendicular STT MRAM
Wang, D. Y.
Hsin, Y. C.
Lee, K. Y.
Chen, G. L.
Yang, S. Y.
Lee, H. H.
Chang, Y. J.
Wang, I. J.
Kuo, Y. C.
Chen, Y. S.
Wang, P. H.
Wu, C. I.
Tang, D. D.
2017 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2017,
[38] A Review-Hardware Security Using PUF (Physical Unclonable Function)
Sakhare, Shruti
Sakhare, Dipti
ICCCE 2019: PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND CYBER-PHYSICAL ENGINEERING, 2020, 570 : 373 - 377
[39] FPGA IP Obfuscation Using Ring Oscillator Physical Unclonable Function
Hazari, Noor Ahmad
Alsulami, Faris
Niamat, Mohammed
NAECON 2018 - IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE, 2018, : 105 - 108
[40] A Configurable Butterfly Strong Physical Unclonable Function Design Approach Based on the Delay Chain of FPGA
Wang J.
Dai Z.
Liu Y.
Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2023, 45 (11): : 3955 - 3964

← 1 2 3 4 5 →