Picosecond resolution programmable delay line

被引：8

作者：

Suchenek, Mariusz ^{[1
]}

机构：

[1] Warsaw Univ Technol, Inst Elect Syst, PL-00660 Warsaw, Poland

来源：

MEASUREMENT SCIENCE AND TECHNOLOGY | 2009年 / 20卷 / 11期

关键词：

programmable delay line; picosecond;

D O I：

10.1088/0957-0233/20/11/117005

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

The note presents implementation of a programmable delay line for digital signals. The tested circuit has a subnanosecond delay range programmable with a resolution of picoseconds. Implementation of the circuit was based on low-cost components, easily available on the market.

引用

页数：5

共 6 条

[1]

GRAY A, 1994, IEEE PHOTONIC TECH L, V6, P741

[2] A simple, precise, and low jitter delay/gate generator [J].

Kalisz, J ;

Poniecki, A ;

Rózyc, K .

REVIEW OF SCIENTIFIC INSTRUMENTS, 2003, 74 (07) :3507-3509

[3]

LI J, 2006, IEEE ICSP 2006 P, V1, P16

[4]

MURAKAMI D, 1991, IEEE BIP CIRC TECHN, P218

[5]

STARECKI T, 2006, P SPIE, V6347

[6] High-resolution time-interval measuring system implemented in single FPGA device [J].

Zielinski, M ;

Chaberski, D ;

Kowalski, M ;

Frankowski, R ;

Grzelak, S .

MEASUREMENT, 2004, 35 (03) :311-317

← 1 →