New 2-D Eye-Opening Monitor for Gb/s Serial Links

被引:9
作者
AL-Taee, Alaa R. [1 ]
Yuan, Fei [1 ]
Ye, Andy Gean [1 ]
Sadr, Saman [2 ]
机构
[1] Ryerson Univ, Dept Elect & Comp Engn, Toronto, ON M5B 2K3, Canada
[2] Semtech Corp, Dept Analog Design, Toronto, ON M9C 5E9, Canada
关键词
CMOS circuits and systems; decision feedback equalization (DFE); eye-opening monitor (EOM); Gb/s serial links; intersymbol interference; BACKPLANE TRANSCEIVER; ADAPTIVE EQUALIZATION; 0.13-MU-M CMOS; DFE RECEIVER; 10-GB/S; I/O; PREEMPHASIS; ADAPTATION; CIRCUIT; CLOCK;
D O I
10.1109/TVLSI.2013.2267805
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new 2-D on-chip eye-opening monitor (EOM) for Gb/s serial links. A comprehensive review of the state-of-the-art of on-chip EOMs is provided and their pros and cons are investigated. A new hexagon 2-D EOM that outperforms the widely used rectangular 2-D EOMs is introduced and the implementation details are presented. The effectiveness of the proposed EOM is evaluated by embedding it in a serial link implemented in an IBM 130 nm 1.2 V CMOS technology. For the purpose of comparison, a rectangular 2-D EOM is also included in the same data link. The data link with a variable channel length and attenuation is analyzed using Spectre from Cadence Design Systems with BSIM four device models. Simulation results of the data link demonstrate that the proposed EOM outperforms the rectangular EOM by providing a tightened control of data jitter at the edge of data eyes and by eliminating unnecessary errors flagged by the rectangular EOM.
引用
收藏
页码:1209 / 1218
页数:10
相关论文
共 60 条
[1]   A 19-Gb/s Serial Link Receiver With Both 4-Tap FFE and 5-Tap DFE Functions in 45-nm SOI CMOS [J].
Agrawal, Ankur ;
Bulzacchelli, John F. ;
Dickson, Timothy O. ;
Liu, Yong ;
Tierno, Jose A. ;
Friedman, Daniel J. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (12) :3220-3231
[2]  
Amirkhany A., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P138, DOI 10.1109/ISSCC.2012.6176953
[3]   A 10-Gb/s two-dimensional eye-opening monitor in 0.13-μm standard CMOS [J].
Analui, B ;
Rylyakov, A ;
Rylov, S ;
Meghelli, M ;
Hajimiri, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) :2689-2699
[4]  
[Anonymous], IEEE INT SOL STAT CI
[5]  
[Anonymous], 2012, USING THE ON CHIP SI
[6]  
Austin M., 1985, IEEE INT RES LAB ELE, V73, P1349
[7]  
Balan V., 2004, PROC IEEE CUSTOM INT, P331
[8]   A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization [J].
Beukema, T ;
Sorna, M ;
Selander, K ;
Zier, S ;
Ji, BL ;
Murfet, P ;
Mason, J ;
Rhee, W ;
Ainspan, H ;
Parker, B ;
Beakes, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) :2633-2645
[9]   A 10Gb/s Two Dimensional Scanning Eye Opening Monitor in 0.18um CMOS process [J].
Bhatta, Debesh ;
Lee, Kit-Hoon ;
Kim, Hyoung soo ;
Gebara, Edward ;
Laskar, Joy .
2009 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-3, 2009, :1141-1144
[10]   A 10-Gb/s reconfigurable CMOS equalizer employing a transition detector-based output monitoring technique for band-limited serial links [J].
Bien, Franklin ;
Kim, Hyoungsoo ;
Hur, Youngsik ;
Maeng, Moonkyun ;
Cha, Jeongwon ;
Chandramouli, Soumya ;
Gebara, Edward ;
Laskar, Joy .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (12) :4538-4547