FIDP: A novel architecture for lifting-based 2D DWT in JPEG2000

被引：0
|
作者：
Li, Bao-Feng [1 ]
Dou, Yong [1 ]
机构：
[1] NUDT, Natl Lab Parallel & Distributed Proc, Changsha, Hunan Province, Peoples R China
来源：
ADVANCES IN MULTIMEDIA MODELING, PT 2 | 2007年 / 4352卷
基金：
美国国家科学基金会;
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this paper, we propose a deeply parallel architecture called Fragment-based Interleaving Dual Pipelines(FIDP) which can exploit all parallelisms in Lifting-based 2D DWT algorithm. FIDP adopts a fragment-based samples consumption policy and consists of two row processors and two column processors. These processors are organized as interleaving dual pipelines to operate effectively. FIDP takes N-2/4+N/2+1 cycles to finish a N x N 2D DWT while requires only 5N+2 buffer.
引用
收藏
页码：373 / +
页数：2
相关论文
共 50 条
  • [31] Novel efficient architecture for JPEG2000 entropy coder
    Fatemi, O
    Asadzadeh, P
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2003, PTS 1-3, 2003, 5150 : 818 - 829
  • [32] Energy- and Area-Efficient Parameterized Lifting-Based 2-D DWT Architecture on FPGA
    Hu, Yusong
    Prasanna, Viktor K.
    2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2014,
  • [33] Evolutionary design of multiplierless lifting-based 2D DWT filters for low-resolution image processing
    Chen, Ching-Yi
    Hsia, Chin-Hsien
    Yang, Chun-Yuan
    MULTIMEDIA TOOLS AND APPLICATIONS, 2016, 75 (16) : 9949 - 9972
  • [34] THE CONFIGURABLE AND HIGH-PERFORMANCE ARCHITECTURE DESIGN OF 2D IN-PLACE IDWT IN JPEG2000
    Han Jinheng
    Lu Song
    Wang Jinxiang
    Xu Weizhe
    Fu Fangfa
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [35] Evolutionary design of multiplierless lifting-based 2D DWT filters for low-resolution image processing
    Ching-Yi Chen
    Chin-Hsien Hsia
    Chun-Yuan Yang
    Multimedia Tools and Applications, 2016, 75 : 9949 - 9972
  • [36] Efficient DWT-EBCOT combined VLSI architecture with low memory for JPEG2000
    State Key Lab. of Integrated Service Networks, Xidian Univ., Xi'an 710071, China
    Dianzi Yu Xinxi Xuebao, 2009, 3 (731-735):
  • [37] High efficiency and low power dissipation implementation of 2-D DWT for JPEG2000
    Dept of Applied Physics, Hunan Univ, Changsha 410082, China
    不详
    Hunan Daxue Xuebao, 2006, 6 (68-71):
  • [38] Efficient memory subsystem for high throughput JPEG2000 2D-DWT encoder
    Li, Bao-Feng
    Dou, Yong
    Shao, Qiang
    CISP 2008: FIRST INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOL 1, PROCEEDINGS, 2008, : 529 - 533
  • [39] Throughput-Scalable Hybrid-Pipeline Architecture for Multilevel Lifting 2-D DWT of JPEG 2000 Coder
    Mohanty, Basant K.
    Meher, Pramod K.
    2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 305 - +
  • [40] A novel architecture of arithmetic coder in JPEG2000 based on parallel symbol encoding
    Pastuszak, G
    INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, 2004, : 303 - 308
12345