Sub-10 nm silicon ridge nanofabrication by advanced edge lithography for NIL applications

被引:41
|
作者
Zhao, Yiping [1 ]
Berenschot, Erwin [1 ]
Jansen, Henri [1 ]
Tas, Niels [1 ]
Huskens, Jurriaan [1 ]
Elwenspoek, Miko [1 ]
机构
[1] Univ Twente, MESA Inst Nanotechnol, NL-7500 AE Enschede, Netherlands
关键词
Silicon ridge nano fabrication; Edge lithography; Nanoimprint lithography; FABRICATION; LINES; ARRAYS; STEP;
D O I
10.1016/j.mee.2008.11.067
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new nanofabrication scheme is presented to form stamps useful in thermal nanoimprint lithography (T-NIL). The stamp is created in <1 1 0> single crystalline silicon using a full-wet etching procedure including local oxidation of silicon (LOCOS) and employing an adapted edge lithography technique on top of conventional photolithography. Ridges down to 10 nm in width have been produced. The silicon ridges have no inbuilt stress and are therefore less fragile than previously fabricated oxide ridges. The ridge sample is used as a template in T-NIL and a full 100 mm wafer size imprint has been successfully carried out in both polymethylmethacrylate (PMMA) and mr-I 7020E polymer. Moreover, the imprinted pattern in PMMA is subsequently transferred into a device wafer. (C) 2008 Elsevier B.V. All rights reserved.
引用
收藏
页码:832 / 835
页数:4
相关论文
共 50 条
  • [41] Use of a Columnar Metal Thin Film as a Nanosieve with Sub-10 nm Pores
    Choi, Dong-Hoon
    Han, Yong Duk
    Lee, Byung-Kee
    Choi, Seon-Jin
    Yoon, Hyun C.
    Lee, Dae-Sik
    Yoon, Jun-Bo
    ADVANCED MATERIALS, 2012, 24 (32) : 4408 - 4413
  • [42] Reduced tunnel-barrier height in sub-10 nm Au nanoelectrodes
    Curtis, Kellye S.
    Ford, Christopher J. B.
    Anderson, David
    Beere, Harvey E.
    Farrer, Ian
    Ritchie, David A.
    Jones, Geraint A. C.
    2012 12TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2012,
  • [43] Rapid, Low-Temperature Growth of Sub-10 nm Silica Nanowires through Plasma Pretreatment for Antireflection Applications
    Lee, Hong-Yi
    Huang, Bo-Wen
    Tsai, Yi-Ci
    Shieh, Jiann
    ACS APPLIED NANO MATERIALS, 2019, 2 (05) : 2836 - 2843
  • [44] Combining sonicated cold development and pulsed electrodeposition for high aspect ratio sub-10 nm gap gold dimers for sensing applications in the visible spectrum
    Mueller, Aaron D.
    Tobing, Landobasa Y. M.
    Zhang, Dao Hua
    NANOSCALE, 2018, 10 (11) : 5221 - 5228
  • [45] Memristor Crossbar Arrays with Junction Areas towards sub-10 x 10 nm2
    Pi, Shuang
    Lin, Peng
    Xia, Qiangfei
    2012 13TH INTERNATIONAL WORKSHOP ON CELLULAR NANOSCALE NETWORKS AND THEIR APPLICATIONS (CNNA), 2012,
  • [46] Sub-10 nm writing: focused electron beam-induced deposition in perspective
    van Dorp, W. F.
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2014, 117 (04): : 1615 - 1622
  • [47] Sub-10 nm monodisperse PbS cubes by post-synthesis shape engineering
    Zhang, Haitao
    Yang, Jun
    Hanrath, Tobias
    Wise, Frank W.
    PHYSICAL CHEMISTRY CHEMICAL PHYSICS, 2014, 16 (28) : 14640 - 14643
  • [48] Sub-100 nm silicon nanowires by laser interference lithography and metal-assisted etching
    de Boor, Johannes
    Geyer, Nadine
    Wittemann, Joerg V.
    Goesele, Ulrich
    Schmidt, Volker
    NANOTECHNOLOGY, 2010, 21 (09)
  • [49] From 1D to 3D: Tunable Sub-10 nm Gaps in Large Area Devices
    Zhou, Ziwei
    Zhao, Zhiyuan
    Yu, Ye
    Ai, Bin
    Moehwald, Helmuth
    Chiechi, Ryan C.
    Yang, Joel K. W.
    Zhang, Gang
    ADVANCED MATERIALS, 2016, 28 (15) : 2956 - 2963
  • [50] Fabricating sub-100 nm conducting polymer nanowires by edge nanoimprint lithography
    Li, Ying
    Zhang, Xin
    Wang, Dawei
    He, Fei
    Ni, Caihua
    Chi, Lifeng
    JOURNAL OF COLLOID AND INTERFACE SCIENCE, 2015, 458 : 300 - 304