Sub-10 nm silicon ridge nanofabrication by advanced edge lithography for NIL applications

被引:41
|
作者
Zhao, Yiping [1 ]
Berenschot, Erwin [1 ]
Jansen, Henri [1 ]
Tas, Niels [1 ]
Huskens, Jurriaan [1 ]
Elwenspoek, Miko [1 ]
机构
[1] Univ Twente, MESA Inst Nanotechnol, NL-7500 AE Enschede, Netherlands
关键词
Silicon ridge nano fabrication; Edge lithography; Nanoimprint lithography; FABRICATION; LINES; ARRAYS; STEP;
D O I
10.1016/j.mee.2008.11.067
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new nanofabrication scheme is presented to form stamps useful in thermal nanoimprint lithography (T-NIL). The stamp is created in <1 1 0> single crystalline silicon using a full-wet etching procedure including local oxidation of silicon (LOCOS) and employing an adapted edge lithography technique on top of conventional photolithography. Ridges down to 10 nm in width have been produced. The silicon ridges have no inbuilt stress and are therefore less fragile than previously fabricated oxide ridges. The ridge sample is used as a template in T-NIL and a full 100 mm wafer size imprint has been successfully carried out in both polymethylmethacrylate (PMMA) and mr-I 7020E polymer. Moreover, the imprinted pattern in PMMA is subsequently transferred into a device wafer. (C) 2008 Elsevier B.V. All rights reserved.
引用
收藏
页码:832 / 835
页数:4
相关论文
共 50 条
  • [41] Sub-10 nm lithography and development properties of inorganic resist by scanning electron beams
    Fujita, J.
    Watanabe, H.
    Ochiai, Y.
    Manako, S.
    Tsai, J.S.
    Matsui, S.
    Journal of Vacuum Science & Technology B: Microelectronics Processing and Phenomena, 1995, 13 (06):
  • [42] Scanning proximal probe lithography for sub-10 nm resolution on calix[4]resorcinarene
    Kaestner, Marcus
    Rangelow, Ivo W.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2011, 29 (06):
  • [43] Sub-10 nm electron beam lithography using cold development of poly(methylmethacrylate)
    Hu, WC
    Sarveswaran, K
    Lieberman, M
    Bernstein, GH
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2004, 22 (04): : 1711 - 1716
  • [44] Sub-10 nm Advanced FinFET Design for Different Applications in Various Vdd and Temperature Operation Ranges
    Kim, Soyoun
    Kim, S. K.
    Kim, J. C.
    Choi, B. H.
    Park, B-G
    Yasuda-Masuoka, Y.
    Kwon, S. D.
    2019 SYMPOSIUM ON VLSI TECHNOLOGY, 2019, : T108 - T109
  • [45] Directed Self-Assembly of Triblock Copolymers for Sub-10 nm Nanofabrication Using Polymeric Additives
    Li, Jiajing
    Zhou, Chun
    Chen, Xuanxuan
    Rincon-Delgadillo, Paulina
    Nealey, Paul
    ADVANCES IN PATTERNING MATERIALS AND PROCESSES XXXV, 2018, 10586
  • [46] CMOS Scaling for sub-90 nm to sub-10 nm
    Iwai, H
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 30 - 35
  • [47] Fabrication of sub-10 nm silicon carbon nitride resonators using a hydrogen silsesquioxane mask patterned by electron beam lithography
    Mohammad, M. A.
    Dew, S. K.
    Evoy, S.
    Stepanova, M.
    MICROELECTRONIC ENGINEERING, 2011, 88 (08) : 2338 - 2341
  • [48] Designing sub-10 nm morphology and functionality in silicon nanowires and nanowire networks
    Cahoon, James F.
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS (NEMS), 2017,
  • [49] Sub-10 Nanometer Feature Size in Silicon Using Thermal Scanning Probe Lithography
    Cho, Yu Kyoung Ryu
    Rawlings, Colin D.
    Wolf, Heiko
    Spieser, Martin
    Bisig, Samuel
    Reidt, Steffen
    Sousa, Marilyne
    Khanal, Subarna R.
    Jacobs, Tevis D. B.
    Knoll, Armin W.
    ACS NANO, 2017, 11 (12) : 11890 - 11897
  • [50] SUB-10 NM LITHOGRAPHY AND DEVELOPMENT PROPERTIES OF INORGANIC RESIST BY SCANNING ELECTRON-BEAM
    FUJITA, J
    WATANABE, H
    OCHIAI, Y
    MANAKO, S
    TSAI, JS
    MATSUI, S
    APPLIED PHYSICS LETTERS, 1995, 66 (22) : 3065 - 3067