A Novel Approach for Hardware Software Partitioning in Embedded Systems

被引:0
|
作者
Iguider, Adil [1 ]
Bousselam, Kaouthar [1 ]
En-Nouaary, Abdeslam [1 ]
Elissati, Oussama [1 ]
Chami, Mouhcine [1 ]
机构
[1] Inst Natl Postes & Telecomunicat, Lab STRS, Av Allal El Fassi, Rabat, Morocco
关键词
Embedded Systems; HW/SW Partitioning; Lagrangian Relaxation (LR); 0-1 Knapsack algorithm (0-1 KP); Simulated Annealing (SA); Genetic Algorithm (GA);
D O I
10.1109/wits.2019.8723721
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
One of the most important elements in the Codesign of modern Embedded Systems (ES) is the process of Hardware Software Partitioning (HSP), which has the objective of mapping the best partition to hardware (HW) part and the best partition to software (SW) part. Most of previous works deal with the HSP problem with the objective of optimizing two metrics, particularly, the execution time and the hardware cost. Another important metric to take in consideration while solving the HSP problem, is the power consumption. In this paper, we propose a heuristic approach to deal with the HSP problem with three metrics. The proposed approach aims to optimize the system in term of one metric while respecting constraints on the two other metrics. The algorithm consists of using the LR method with the combination of the 0-1 Knapsack algorithm (KP) and the Genetic Algorithm (GA). To validate the efficiency of the proposed approach, a comparisons with the Simulated Annealing (SA) and the Genetic GA algorithms has been preformed.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] Heuristic algorithms for multi-criteria hardware/software partitioning in embedded systems codesign
    Iguider, Adil
    Bousselam, Kaouthar
    Elissati, Oussama
    Chami, Mouhcine
    En-Nouaary, Abdeslam
    COMPUTERS & ELECTRICAL ENGINEERING, 2020, 84
  • [42] Hardware/software codesign for embedded systems
    Harrison, J
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (03): : 153 - 153
  • [43] An approach to hardware/software partitioning for multiple hardware devices model
    Pu, GG
    Zhao, XP
    Wang, SL
    Qiu, ZY
    He, JF
    Wang, Y
    PROCEEDINGS OF THE SECOND INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND FORMAL METHODS, 2004, : 376 - 385
  • [44] Galois lattice approach to hardware/software partitioning
    Kamdem, R
    Njiwoua, P
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOL VI, PROCEEDINGS, 1999, : 3029 - 3035
  • [45] A systematic approach to profiling for hardware/software partitioning
    Finc, M
    Zemva, A
    COMPUTERS & ELECTRICAL ENGINEERING, 2005, 31 (02) : 93 - 111
  • [46] Dynamic hardware/software partitioning: A first approach
    Stitt, G
    Lysecky, R
    Vahid, F
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 250 - 255
  • [47] Hardware-software codesign of multimedia embedded systems: the PeaCE approach
    Ha, Soonhui
    Lee, Choonseung
    Yi, Youngmin
    Kwon, Seongnam
    Joo, Young-Pyo
    12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2006, : 207 - +
  • [48] Hardware/Software Partitioning of Embedded System-on-Chip Applications
    Tang, Jia Wei
    Hau, Yuan Wen
    Marsono, M. N.
    2015 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2015, : 331 - 336
  • [49] Hardware/software partitioning of embedded system in OCAPI-xl
    Vanmeerbeeck, G
    Schaumont, P
    Vernalde, S
    Engels, M
    Bolsens, I
    PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, : 30 - 35
  • [50] Applying Multi-Core Model Checking to Hardware-Software Partitioning in Embedded Systems
    Trindade, Alessandro
    Ismail, Hussama
    Cordeiro, Lucas
    2015 BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), 2015, : 102 - 105