CAVIAR: A 45k Neuron, 5M Synapse, 12G Connects/s AER Hardware Sensory-Processing-Learning-Actuating System for High-Speed Visual Object Recognition and Tracking

被引：228

作者：

Serrano-Gotarredona, Rafael ^{[1
]}

Oster, Matthias ^{[2
]}

Lichtsteiner, Patrick ^{[2
]}

Linares-Barranco, Alejandro ^{[3
]}

Paz-Vicente, Rafael ^{[3
]}

Gomez-Rodriguez, Francisco ^{[3
]}

Camunas-Mesa, Luis ^{[4
]}

Berner, Raphael ^{[2
]}

Rivas-Perez, Manuel ^{[3
]}

Delbrueck, Tobi ^{[2
]}

Liu, Shih-Chii ^{[2
]}

Douglas, Rodney ^{[2
]}

Hafliger, Philipp ^{[5
]}

Jimenez-Moreno, Gabriel ^{[3
]}

Civit Ballcels, Anton ^{[3
]}

Serrano-Gotarredona, Teresa ^{[4
]}

Acosta-Jimenez, Antonio J. ^{[4
]}

Linares-Barranco, Bernabe ^{[4
]}

机构：

[1] CSIC, Seville Microelect Inst, Seville 41012, Spain

[2] Univ Zurich, Inst Neuroinformat, ETH, CH-8057 Zurich, Switzerland

[3] Univ Seville, Comp Architecture & Technol Dept, E-41012 Seville, Spain

[4] CSIC, Seville Microelect Inst, Seville 41092, Spain

[5] Univ Oslo, NO-0316 Oslo, Norway

来源：

IEEE TRANSACTIONS ON NEURAL NETWORKS | 2009年 / 20卷 / 09期

关键词：

Address-event representation (AER); neuromorphic chips; neuromorphic systems; vision; NETWORKS; COMMUNICATION; INTEGRATE; CHIP; CONTRAST; RETINA; MODEL;

D O I：

10.1109/TNN.2009.2023653

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper describes CAVIAR, a massively parallel hardware implementation of a spike-based sensing-processing-learning-actuating system inspired by the physiology of the nervous system. CAVIAR uses the asychronous address-event representation (AER) communication framework and was developed in the context of a European Union funded project. It has four custom mixed-signal AER chips, five custom digital AER interface components, 45k neurons (spiking cells), up to 5M synapses, performs 12G synaptic operations per second, and achieves millisecond object recognition and tracking latencies.

引用

页码：1417 / 1438

页数：22

共 95 条

[21] A multichip pulse-based neuromorphic infrastructure and its application to a model of orientation selectivity [J].

Chicca, Elisabetta ;

Whatley, Adrian M. ;

Lichtsteiner, Patrick ;

Dante, Vittorio ;

Delbruck, Tobias ;

Del Giudice, Paolo ;

Douglas, Rodney J. ;

Indiveri, Giacomo .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (05) :981-993

[22] An ON-OFF orientation selective address event representation image transceiver chip [J].

Choi, TYW ;

Shi, BE ;

Boahen, KA .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (02) :342-353

[23] Have GPUs made FPGAs redundant in the field of video processing? [J].

Cope, B ;

Cheung, PYK ;

Luk, W ;

Witt, S .

FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, :111-118

[24] A spatial contrast retina with on-chip calibration for neuromorphic spike-based AER vision systems [J].

Costas-Santos, Jesus ;

Serrano-Gotarredona, Teresa ;

Serrano-Gotarredona, Rafael ;

Linares-Barranco, Bernabe .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (07) :1444-1458

[25] GEOMETRIC FILTER FOR SPECKLE REDUCTION [J].

CRIMMINS, TR .

APPLIED OPTICS, 1985, 24 (10) :1438-1443

[26] A biomorphic digital image sensor [J].

Culurciello, E ;

Etienne-Cummings, R ;

Boahen, KA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (02) :281-294

[27] Fast sensory motor control based on event-based hybrid neuromorphic-procedural system [J].

Delbruck, T. ;

Lichtsteiner, P. .

2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :845-848

[28]

Delbruck T., 2010, JAER OPEN SOURCE PRO

[29]

DELBRUCK T, 2006, P IEEE INT S CIRC SY, P2489

[30]

Delbruck T., 2008, INT S SEC LIF EL U T, P21

← 1 2 3 4 5 6 7 8 9 10 →