CAVIAR: A 45k Neuron, 5M Synapse, 12G Connects/s AER Hardware Sensory-Processing-Learning-Actuating System for High-Speed Visual Object Recognition and Tracking

被引：228

作者：

Serrano-Gotarredona, Rafael ^{[1
]}

Oster, Matthias ^{[2
]}

Lichtsteiner, Patrick ^{[2
]}

Linares-Barranco, Alejandro ^{[3
]}

Paz-Vicente, Rafael ^{[3
]}

Gomez-Rodriguez, Francisco ^{[3
]}

Camunas-Mesa, Luis ^{[4
]}

Berner, Raphael ^{[2
]}

Rivas-Perez, Manuel ^{[3
]}

Delbrueck, Tobi ^{[2
]}

Liu, Shih-Chii ^{[2
]}

Douglas, Rodney ^{[2
]}

Hafliger, Philipp ^{[5
]}

Jimenez-Moreno, Gabriel ^{[3
]}

Civit Ballcels, Anton ^{[3
]}

Serrano-Gotarredona, Teresa ^{[4
]}

Acosta-Jimenez, Antonio J. ^{[4
]}

Linares-Barranco, Bernabe ^{[4
]}

机构：

[1] CSIC, Seville Microelect Inst, Seville 41012, Spain

[2] Univ Zurich, Inst Neuroinformat, ETH, CH-8057 Zurich, Switzerland

[3] Univ Seville, Comp Architecture & Technol Dept, E-41012 Seville, Spain

[4] CSIC, Seville Microelect Inst, Seville 41092, Spain

[5] Univ Oslo, NO-0316 Oslo, Norway

来源：

IEEE TRANSACTIONS ON NEURAL NETWORKS | 2009年 / 20卷 / 09期

关键词：

Address-event representation (AER); neuromorphic chips; neuromorphic systems; vision; NETWORKS; COMMUNICATION; INTEGRATE; CHIP; CONTRAST; RETINA; MODEL;

D O I：

10.1109/TNN.2009.2023653

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper describes CAVIAR, a massively parallel hardware implementation of a spike-based sensing-processing-learning-actuating system inspired by the physiology of the nervous system. CAVIAR uses the asychronous address-event representation (AER) communication framework and was developed in the context of a European Union funded project. It has four custom mixed-signal AER chips, five custom digital AER interface components, 45k neurons (spiking cells), up to 5M synapses, performs 12G synaptic operations per second, and achieves millisecond object recognition and tracking latencies.

引用

页码：1417 / 1438

页数：22

共 95 条

[1]

ABRAHAMSEN J, 2004, P IEEE INT S CIRC SY, V5, P361

[2]

AKERS LA, 1995, INTRO NEURAL ELECT N, P359

[3]

[Anonymous], ADV NEURAL INFORM PR

[4] Motion vision sensor architecture with asynchronous self-signaling pixels [J].

AriasEstrada, M ;

Poussart, D ;

Tremblay, M .

CAMP'97 - FOURTH IEEE INTERNATIONAL WORKSHOP ON COMPUTER ARCHITECTURE FOR MACHINE PERCEPTION, PROCEEDINGS, 1997, :75-83

[5]

Azadmehr M, 2005, IEEE INT SYMP CIRC S, P2751

[6] A 5 meps $100 USB2.0 address-event monitor-sequencer interface [J].

Berner, R. ;

Delbruck, T. ;

Civit-Balcells, A. ;

Linares-Barranco, A. .

2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :2451-+

[7] Retinomorphic chips that see quadruple images [J].

Boahen, K .

PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS FOR NEURAL, FUZZY AND BIO-INSPIRED SYSTEMS, MICORNEURO'99, 1999, :12-20

[8]

BOAHEN K, CHIPGEN SILICON COMP

[9] A burst-mode word-serial address-event link-I transmitter design [J].

Boahen, KA .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (07) :1269-1280

[10] A burst-mode word-serial address-event Link-III: Analysis and test results [J].

Boahen, KA .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (07) :1292-1300

← 1 2 3 4 5 6 7 8 9 10 →