A Low-Power Sample-and-Hold Circuit Based on a Switched-OpAmp Technique

被引：2

作者：

Centurelli, Francesco ^{[1
]}

Simonetti, Andrea ^{[1
]}

Trifiletti, Alessandro ^{[1
]}

机构：

[1] Univ Roma La Sapienza, Dipartimento Ingn Elettron, I-00184 Rome, Italy

来源：

ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS | 2008年

关键词：

Sample-and-Hold; Switched-Opamp; Low power circuits;

D O I：

10.1109/ICSES.2008.4673369

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A novel low-power and high-performance sample-and-hold (S/H) front-end suitable for pipelined and cyclic analog-to-digital converters using 0.25-mu m CMOS technology is proposed. This sampler uses a new S/H architecture exploiting a switched telescopic cascode operational transconductance amplifier (OTA) to minimize power consumption. Simulation results show that the proposed solution allows simple and reliable S/H function and an effective power reduction without noise and distortion penalty.

引用

页码：105 / 108

页数：4

共 10 条

[1] [Anonymous], CIRCUIT TECHNIQUES L
[2] A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swing
Baschirotto, A
Castello, R
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) : 1979 - 1986
[3] Untitled
Bonfield, W
[J]. JOURNAL OF THE ROYAL SOCIETY INTERFACE, 2004, 1 (01) : 1 - 1
[4] SWITCHED-OPAMP - AN APPROACH TO REALIZE FULL CMOS SWITCHED-CAPACITOR CIRCUITS AT VERY-LOW POWER-SUPPLY VOLTAGES
CROLS, J
STEYAERT, M
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (08) : 936 - 942
[5] CMOS switched-op-amp-based sample-and-hold circuit
Dai, L
Harjani, R
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (01) : 109 - 113
[6] A partially switched-opamp technique for high-speed low-power pipelined analog-to-digital converters
Kim, HC
Jeong, DK
Kim, W
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (04) : 795 - 801
[7] COMPLETE MONOLITHIC SAMPLE-HOLD AMPLIFIER
STAFFORD, KR
GRAY, PR
BLANCHARD, RA
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (06) : 381 - 387
[8] Analog-to-digital converter survey and analysis
Walden, RH
[J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1999, 17 (04) : 539 - 550
[9] 1-V 9-bit pipelined switched-opamp ADC
Waltari, M
Halonen, KAI
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (01) : 129 - 134
[10] A 1-V 100-MS/s 8-bit CMOS switched-opamp pipelined ADC using loading-free architecture
Wu, Patrick Y.
Cheung, Vincent Sin-Luen
Luong, Howard C.
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (04) : 730 - 738

← 1 →