Tunneling field-effect transistor with epitaxial junction in thin germanium-on-insulator

被引:75
作者
Kazazis, D. [1 ]
Jannaty, P. [1 ]
Zaslavsky, A. [1 ]
Le Royer, C. [2 ]
Tabone, C. [2 ]
Clavelier, L. [2 ]
Cristoloveanu, S. [3 ]
机构
[1] Brown Univ, Div Engn, Providence, RI 02912 USA
[2] LETI Minatec, CEA, F-38054 Grenoble 9, France
[3] IMEP INPG Minatec, F-38016 Grenoble 1, France
基金
美国国家科学基金会;
关键词
dielectric materials; elemental semiconductors; field effect transistors; germanium; hafnium compounds; semiconductor epitaxial layers; semiconductor-insulator boundaries; tunnelling; GATE; MOSFETS;
D O I
10.1063/1.3168646
中图分类号
O59 [应用物理学];
学科分类号
摘要
We report on the fabrication and electrical characterization at room and low temperatures of a tunneling field-effect transistor (TFET). The devices are fabricated in thin germanium-on-insulator and consist of a heavily p(+)-doped, epitaxially grown source, a heavily n(+)-doped ion implanted drain, and a standard high-kappa (HfO(2)) gate stack with an effective gate length L(eff) of 60 nm, obtained by trimming. The TFETs are fabricated using an ultralarge-scale integration compatible process flow. The devices exhibit an ambipolar behavior, reasonable on/off current ratio, and improved on current compared to silicon-on-insulator TFETs.
引用
收藏
页数:3
相关论文
共 20 条
[1]   Lateral interband tunneling transistor in silicon-on-insulator [J].
Aydin, C ;
Zaslavsky, A ;
Luryi, S ;
Cristoloveanu, S ;
Mariolle, D ;
Fraboulet, D ;
Deleonibus, S .
APPLIED PHYSICS LETTERS, 2004, 84 (10) :1780-1782
[2]   Mobility scaling in short-channel length strained Ge-on-insulator P-MOSFETs [J].
Bedell, Stephen W. ;
Majumdar, Amlan ;
Ott, John A. ;
Arnold, John ;
Fogel, Keith ;
Koester, Steven J. ;
Sadana, Devendra K. .
IEEE ELECTRON DEVICE LETTERS, 2008, 29 (07) :811-813
[3]   Vertical tunnel field-effect transistor [J].
Bhuwalka, KK ;
Sedlmaier, S ;
Ludsteck, AK ;
Tolksdorf, A ;
Schulze, J ;
Eisele, I .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (02) :279-282
[4]   The high-k solution [J].
Bohr, Mark T. ;
Chau, Robert S. ;
Ghani, Tahir ;
Mistry, Kaizad .
IEEE SPECTRUM, 2007, 44 (10) :29-35
[5]   Frontiers of silicon-on-insulator [J].
Celler, GK ;
Cristoloveanu, S .
JOURNAL OF APPLIED PHYSICS, 2003, 93 (09) :4955-4978
[6]   High-κ/metal-gate stack and its MOSFET characteristics [J].
Chau, R ;
Datta, S ;
Doczy, M ;
Doyle, B ;
Kavalieros, J ;
Metz, M .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (06) :408-410
[7]   Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec [J].
Choi, Woo Young ;
Park, Byung-Gook ;
Lee, Jong Duk ;
Liu, Tsu-Jae King .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) :743-745
[8]   Fermi-level pinning and charge neutrality level in germanium [J].
Dimoulas, A. ;
Tsipas, P. ;
Sotiropoulos, A. ;
Evangelou, E. K. .
APPLIED PHYSICS LETTERS, 2006, 89 (25)
[9]  
Jackson J.D., 1999, Classical Electrodynamics, VThird, P75
[10]   Three-terminal silicon surface junction tunneling device for room temperature operation [J].
Koga, J ;
Töriumi, A .
IEEE ELECTRON DEVICE LETTERS, 1999, 20 (10) :529-531