Stencil mask ion implantation technology

被引:9
作者
Shibata, T [1 ]
Suguro, K
Sugihara, K
Nishihashi, T
Fujiyama, J
Sakurada, Y
机构
[1] Toshiba Co Ltd, Semicond Co, Proc & Mfg Engn Ctr, Yokohama, Kanagawa 2358522, Japan
[2] ULVAC Inc, Semicond Equipment Grp, Shizuoka 4101231, Japan
关键词
agile fab; Damascene metal gate; ion implantation; MOSFET; SMIT; stencil mask;
D O I
10.1109/66.999589
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Ion implantation process should be important to development or manufacturing of semiconductor devices, because ion implantation conditions directly influence some characteristics of semiconductor devices. Recently, we have developed a new implantation technology, stencil mask ion implantation technology (SMIT). In the SMIT system, a stencil mask acts like a resist mask, and ions passing through the hole of the mask are implanted into selected regions of Si substrate chip by chip. Use of SMIT has several advantages, notably lower manufacturing cost and shorter process time than in the case of conventional process, because no photolithography process (including deposition and stripping of resist) is required. We have already demonstrated an application of SMIT to transistor fabrication, using various implanted dose conditions for the same wafer. Threshold voltage values can be controlled as effectively by implanted doses as they can by conventional implantation, and the dose dependence of the threshold voltage could be obtained from one wafer to which various implantation conditions are applied. Using SMIT, implantation condition can be changed chip by chip without additional processes. This flexibility of implantation conditions is another advantage of SMIT. In this paper, we propose stencil mask ion implantation technology and show some fundamental results obtained by applying SMIT.
引用
收藏
页码:183 / 188
页数:6
相关论文
共 5 条
[1]  
NISHIHASHI T, 2001, P ISSM, P113
[2]  
NISHIHASHI T, 2001, ELECTRON ION PHOTON, P85
[3]   Stencil mask ion implantation technology for high performance MOSFETs. [J].
Shibata, T ;
Suguro, K ;
Sugihara, K ;
Mizuno, H ;
Yagishita, A ;
Saito, T ;
Okumura, K ;
Nishihashi, T ;
Gotou, T ;
Tsunoda, M ;
Saji, S .
INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :869-871
[4]  
SHIBATA T, 2001, SOL STAT DEV MAT, P180
[5]  
SHIBATA T, UNPUB JPN J APPL PHY