A Hybrid Genetic Algorithm for Automatic Layout Design of Power Module

被引:0
作者
Hao, Baisen [1 ]
Mei, Yunhui [1 ]
Ning, Puqi [2 ]
机构
[1] Tianjin Univ, Tianjin Key Lab Adv Jointing Technol, Tianjin, Peoples R China
[2] Chinese Acad Sci, Inst Elect Engn, Beijing, Peoples R China
来源
2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT) | 2017年
基金
中国国家自然科学基金;
关键词
power module; automatic layout design; parasitic parameters; hybrid genetic algorithm;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The parasitic parameters in the power module have a negative effect on switching losses and dynamic characteristics. With the rapid development of integrated circuit technology, the high current, high frequency and high pressure working environment put forward higher requirements for the switching circuit delay, reliability and power consumption. The rational layout of the power module is the key to reducing the parasitic parameters. However, today's designers often propose the layout manually, which is time-and money-consuming. Recently, automatic layout design of power modules has attracted more and more attention. In this paper, a hybrid genetic algorithm is used to design the layout automatically by MATLAB in order to optimize the layout with the lowest parasitic effect. Then we used the Q3D software to verify the automatic calculation results by comparing the calculated layout with some others in manual ways.
引用
收藏
页码:1143 / 1146
页数:4
相关论文
共 10 条
[1]  
Bahman AS, 2016, APPL POWER ELECT CO, P3012, DOI 10.1109/APEC.2016.7468292
[2]  
Chen JZ, 2002, IEEE IND APPLIC SOC, P242, DOI 10.1109/IAS.2002.1044095
[3]  
Chen QL, 2006, APPL POWER ELECT CO, P1693
[4]  
Goldberg DE., 1989, GENETIC ALGORITHMS S, V1
[5]   Power-CAD: A Novel Methodology for Design, Analysis and Optimization of Power Electronic Module Layouts [J].
Hingora, Naveed ;
Liu, Xiangyu ;
Feng, Yongfeng ;
McPherson, Brice ;
Mantooth, Alan .
2010 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, 2010, :2692-2699
[6]  
Lu B., 2003, APPL POW EL C EXP 20, P651
[7]   Gate circuit layout optimization of power module regarding transient current imbalance [J].
Martin, Christian ;
Guichon, Jean-Michel ;
Schanen, Jean-Luc ;
Pasterczyk, Robert-J. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (05) :1176-1184
[8]  
Mustain HA, 2005, ELEC COMP C, P1623
[9]   Automatic Layout Design for Power Module [J].
Ning, Puqi ;
Wang, Fei ;
Ngo, Khai D. T. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2013, 28 (01) :481-487
[10]  
Sarrafzadeh M, 1996, INTRO VLSI PHYS DESI