Characterization of warpage of flip-chip PBGA package and its effect on solder joint reliability

被引:0
|
作者
Park, S [1 ]
Han, B [1 ]
Verma, K [1 ]
机构
[1] IBM Microelect, Endicott, NY 13760 USA
来源
1999 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS | 1999年 / 3906卷
关键词
flip-chip plastic ball grid array package; warpage; solder ball reliability;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Far infrared Fizeau interferometry is employed to characterize thermally-induced warpage behavior of a FC-PBGA package and its assembly. A whole field warpage information including the chip and substrate are documented while the package and the assembly are cooled to -40 degrees C. The results delineate the effect of the constraints from the chip and the PCB on the global behavior of the substrate after the package is mounted on the PCB. An experimentally verified 3-D non-linear FEM analysis proceeds (1) to quantify the effect of the substrate deformation on the solder ball strains and (2) to conduct a parametric study to identify the most critical design parameter for optimum solder ball reliability.
引用
收藏
页码:253 / 258
页数:6
相关论文
共 50 条
  • [1] On the design parameters of flip-chip PBGA package assembly for optimum solder ball reliability
    Verma, K
    Park, SB
    Han, B
    Ackerman, W
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (02): : 300 - 307
  • [2] Warpage Measurement and Simulation of Flip-Chip PBGA Package under Thermal Loading
    Tsai, M. V.
    Chang, H. Y.
    2008 EMAP CONFERENCE PROCEEDINGS, 2008, : 145 - 148
  • [3] Effect of underfill entrapment on the reliability of flip-chip solder joint
    Chan, YC
    Alam, MO
    Hung, KC
    Lu, H
    Bailey, C
    JOURNAL OF ELECTRONIC PACKAGING, 2004, 126 (04) : 541 - 545
  • [4] Quantitative characterization of a flip-chip solder joint
    Patra, S.K.
    Sritharan, S.S.
    Lee, Y.C.
    Journal of Applied Mechanics, Transactions ASME, 1995, 62 (02): : 390 - 397
  • [5] QUANTITATIVE CHARACTERIZATION OF A FLIP-CHIP SOLDER JOINT
    PATRA, SK
    SRITHARAN, SS
    LEE, YC
    JOURNAL OF APPLIED MECHANICS-TRANSACTIONS OF THE ASME, 1995, 62 (02): : 390 - 397
  • [6] EGA, flip-chip and CSP solder joint reliability
    Clech, JP
    MICRO MATERIALS, PROCEEDINGS, 2000, : 153 - 158
  • [7] Optimisation modelling for flip-chip solder joint reliability
    Stoyanov, S
    Bailey, C
    Cross, M
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2002, 14 (01) : 49 - 58
  • [8] Impact of solder pad size on solder joint reliability in flip chip PBGA packages
    Mercado, Lei
    Sarihan, Vijay
    Guo, Yifan
    Mawer, Andrew
    Proceedings - Electronic Components and Technology Conference, 1999, : 255 - 259
  • [9] Impact of solder pad size on solder joint reliability in flip chip PBGA packages
    Mercado, L
    Sarihan, V
    Guo, YF
    Mawer, A
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 255 - 259
  • [10] Impact of solder pad size on solder joint reliability in flip chip PBGA packages
    Mercado, LL
    Sarihan, V
    Guo, YF
    Mawer, A
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (03): : 415 - 420