Common-Mode Noise Suppression of Differential Serpentine Delay Line Using Timing-Offset Differential Signal

被引：5
作者：
Yeh, Chih-Chen [1 ]
Chen, Kuan-Chung [1 ]
Wang, Chun-Long [1 ]
机构：
[1] Natl Taiwan Univ Sci & Technol, Taipei 106, Taiwan
来源：
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY | 2015年 / 57卷 / 06期
关键词：
Common-mode noise; differential-mode noise; differential signal; serpentine delay line; timing-offset; WAVE-FORMS; DESIGN;
D O I：
10.1109/TEMC.2015.2463737
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, in order to reduce the common-mode noise, a differential serpentine delay line using the timing-offset differential signal is proposed. The time-domain transmission common-mode noise is greatly reduced from 0.0266 to 0.0126 V, and the time-domain reflection differential-mode noise is maintained the same as compared with the differential serpentine delay line using the zero timing-offset differential signal. Besides, the differential-to-common mode conversion is reduced; the differential-to-differential and differential-to-common mode reflections are kept small. Furthermore, the differential-to-differential mode transmission is maintained the same and the eye diagram is improved. In order to verify the simulation results, scaled up circuits are fabricated and measured where the measurement results are in good agreement with the simulation results.
引用
收藏
页码：1457 / 1465
页数：9
相关论文
共 15 条
  • [1] Fan W, 2003, EL PACKAG TECH CONF, P533
  • [2] The impact of a nonideal return path on differential signal integrity
    Fornberg, PE
    Kanda, M
    Lasek, C
    Piket-May, M
    Hall, SH
    [J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2002, 44 (01) : 11 - 15
  • [3] Comparisons between serpentine and flat spiral delay lines on transient reflection/transmission waveforms and eye diagrams
    Guo, WD
    Shiue, GH
    Lin, CM
    Wu, RB
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (04) : 1379 - 1387
  • [4] Hall S.H, 2000, High-speed Digital System Design a Handbook of Interconnect Theory and Design Practices
  • [5] A delay line based CMOS time digitizer IC with 13 ps single-shot precision
    Jansson, J
    Mäntyniemi, A
    Kostamovaara, J
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4269 - 4272
  • [6] Li EP, 2003, 2003 IEEE SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SYMPOSIUM RECORD, VOLS 1 AND 2, P850
  • [7] Massoud Y, 2001, DES AUT CON, P804, DOI 10.1109/DAC.2001.935616
  • [8] Reduction in reflections and ground bounce for signal line through a split power plane by using differential coupled microstrip lines
    Shiue, GH
    Wu, RB
    [J]. ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 107 - 110
  • [9] Analysis of Common-Mode Noise for Weakly Coupled Differential Serpentine Delay Microstrip Line in High-Speed Digital Circuits
    Shiue, Guang-Hwa
    Shiu, Jia-Hung
    Tsai, Yi-Chin
    Hsu, Che-Ming
    [J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2012, 54 (03) : 655 - 666
  • [10] Shiue GH, 2011, IEEE C ELECTR PERFOR, P211, DOI 10.1109/EPEPS.2011.6100229
12