Differential Power Analysis in the Smart card by Data simulation

被引：3

作者：

kootiani, A. Zadali mohammad ^{[1
]}

Golabpour, A. ^{[2
]}

Doostari, M. ^{[3
]}

Broujerdian, M. ^{[4
]}

机构：

[1] Islamic Azad Univ, Dept Comp, Branch Shushtar, Shushtarno Area, Tehran, Iran

[2] Islamic Azad Univ, Dept Comp, Branch Sosangerd, Sosangerd, Iran

[3] Shahed Univ, Dept Comp, Tehran, Iran

[4] Green Sci Co, Res Branch, Tehran, Iran

来源：

2008 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND INFORMATION TECHNOLOGY, PROCEEDINGS | 2008年

关键词：

smart card; simulation power; DES; side channel;

D O I：

10.1109/MMIT.2008.192

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

The differential power analysis is one of the side channel attacks which has exceedingly considered in the cryptography literature. In this attack, it is supposed that the consumed power by cryptography device correlates with the system's processed data. Since DES is one of the most famous ciphers and yet it is used in the financial transactions frequently, then this paper introduces differential power analysis on smart card with DES by using simulated data. The consumed power by the smart card will be estimated through the positive and integer numbers in this simulation. According to the article result, it can be deducted the more precise tactics in order to cope with DPA.

引用

页码：817 / +

页数：2

共 7 条

[1]

ELISABETH O, 2003, THESIS GRAZ U TECHNO

[2]

KOCHER P, 1999, LECT NOTES COMPUTER, V2779, P17

[3]

MCDANIEL LT, 2003, THESIS VIRGINIA POLY

[4]

PEETERS E, 2006, INTEGRA IN PRESS SPR

[5]

REIHANITABAR M, 2001, 1 IR CRYPT C RES EL

[6]

Standaert FX, 2004, LECT NOTES COMPUT SC, V3203, P84

[7] A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation [J].

Tiri, K ;

Verbauwhede, I .

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, :246-251

← 1 →