Design and analysis of a jitter-tolerant digital delay-locked-loop based fraction-of-clock delay line

被引：3
|
作者：
Burnham, JR [1 ]
Yeh, GK [1 ]
Sun, E [1 ]
Yang, CKK [1 ]
机构：
[1] Stanford Univ, Stanford, CA 94305 USA
来源：
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS | 2004年 / 47卷
关键词：
D O I：
10.1109/ISSCC.2004.1332739
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：352 / 353
页数：2
相关论文
共 50 条
  • [31] THE DESIGN OF AN ALL-DIGITAL PHASE-LOCKED LOOP WITH LOW JITTER BASED ON ISF ANALYSIS
    Deng Xiaoying Yang Jun Shi Longxing Chen Xin(National ASIC Systems Engineering Technology Research Center
    Journal of Electronics(China), 2008, (05) : 673 - 678
  • [32] Digital delay locked loop and design technique for high-speed synchronous interface
    Okajima, Y
    Taguchi, M
    Yanagawa, M
    Nishimura, K
    Hamada, O
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (06) : 798 - 807
  • [33] A 0.2-1.3 ns Range Delay-Control Scheme for a 25 Gb/s Data-Receiver Using a Replica Delay-Line-Based Delay-Locked-Loop in 45-nm CMOS
    Rehman, Sami Ur
    Khafaji, Mohammad Mahdi
    Ferschischi, Ali
    Carta, Corrado
    Ellinger, Frank
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (05) : 806 - 810
  • [34] A Duty-Cycle-Distortion-Tolerant Half-Delay-Line Low-Power Fast-Lock-in All-Digital Delay-Locked Loop
    Wang, Jinn-Shyan
    Cheng, Chun-Yuan
    Liu, Je-Ching
    Liu, Yu-Chia
    Wang, Yi-Ming
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (05) : 1036 - 1047
  • [35] Measurement and Analysis of System-Level ESD-Induced Jitter in a Delay-Locked Loop
    Jeong, Myeongjo
    Shin, Minchul
    Kim, Jinwoo
    Seung, Manho
    Lee, Seokkiu
    Kim, Jingook
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2020, 62 (05) : 1840 - 1851
  • [36] Low-jitter phase-locked loop based on pseudo-differential delay elements
    Park, S
    Choi, Y
    Lee, SG
    Jung, YJ
    Park, SC
    Kim, W
    ELECTRONICS LETTERS, 2001, 37 (11) : 669 - 670
  • [37] Delay-Locked Loop Based Multiphase Clock Generator for Time-Interleaved ADCs
    Alhousseiny, Ibrahim
    Ali, Mohamed
    Ben-Hamida, Naim
    Honarparvar, Mohammad
    Sawan, Mohamad
    Savaria, Yvon
    2021 28TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (IEEE ICECS 2021), 2021,
  • [38] A 2–20 Gbps Clock and Data Recovery Based on Phase Interpolation and Delay Locked Loop
    Yinghao Chen
    Yingmei Chen
    Wentian Fan
    Qingyi Zhao
    En Zhu
    Zhengfei Hu
    Circuits, Systems, and Signal Processing, 2024, 43 : 318 - 330
  • [39] Design of a Sub-Picosecond-Jitter Delay-Lock-Loop for Interleaved ADC Sample Clock Synthesis
    McNeill, John A.
    Gong, Jianping
    Majidi, Rabeeh
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 225 - 228
  • [40] Design Methodology and Jitter Analysis of a Delay Line for High-Accuracy On-Chip Jitter Measurements
    Niitsu, Kiichi
    Sakuma, Kazunori
    Harigai, Naohiro
    Hirabayashi, Daiki
    Takai, Nobukazu
    Yamaguchi, Takahiro J.
    Kobayashi, Haruo
    ADVANCED MICRO-DEVICE ENGINEERING IV, 2014, 596 : 176 - +
12345