Modeling and Optimization Techniques for Yield-Aware SRAM Post-Silicon Tuning

被引:3
|
作者
Singh, Ashish K. [1 ]
He, Ku [2 ]
Caramanis, Constantine [2 ]
Orshansky, Michael [2 ]
机构
[1] Terra Technol, Chicago, IL 60173 USA
[2] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78746 USA
关键词
Adaptive optimization; low-power SRAM; post-silicon adaptivity; statistical optimization; DESIGN; CIRCUITS; MEMORY; ARRAY;
D O I
10.1109/TCAD.2014.2317571
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
SRAM cell design is driven by the need to satisfy several stability and performance criteria for all cells in the array in an energy-efficient manner. Significant randomness of FET threshold voltages makes achieving this difficult and limits both the minimum cell size and minimum array supply voltage. Post-silicon adaptivity in the form of an adaptive-voltage scheme in a partitioned SRAM array can be used to reduce impact of variability despite lack of any spatial correlation in realizations. This paper develops a novel optimization flow for yield-aware cell sizing and voltage selection under variability given the availability of post-silicon voltage tuning. We formulate a two-stage stochastic optimization problem in which the first-stage decision is to select cell size and possible voltage levels, and the second-stage decision is to assign each partition to an optimal voltage after manufacturing. We develop closed-form statistical models of array margin behavior and yield as a function of V-dd, cell size, and array size. We solve the problem using dynamic programming that minimizes power while meeting yield constraints on read, write, and static noise margins. The proposed flow allows designs that are on average 8% and up to 17% more power-efficient than the designs in which voltages are selected uniformly. The results also indicate that at high-yield levels power savings can be up to 32% in the active mode and 71% in the standby mode.
引用
收藏
页码:1159 / 1167
页数:9
相关论文
共 50 条
  • [1] Post-Silicon Validation of Yield-Aware Analog Circuit Synthesis
    Afacan, Engin
    Berkol, Gonenc
    Dundar, Gunhan
    2019 16TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2019), 2019, : 245 - 248
  • [2] A yield-aware modeling methodology for nano-scaled SRAM designs
    Grossar, E
    Croon, J
    Stucchi, M
    Dehaene, W
    Maex, K
    2005 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2005, : 33 - 36
  • [3] Yield-aware placement optimization
    Azzoni, P.
    Bertoletti, M.
    Dragone, N.
    Fummi, F.
    Guardiani, C.
    Vendraminetto, W.
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1232 - +
  • [4] Margin Aware Timing Test and Tuning Algorithm for Post-Silicon Skew Tuning
    Kaneko, Mineo
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1244 - 1247
  • [5] Analog/RF Post-silicon Tuning via Bayesian Optimization
    Pan, Renjian
    Tao, Jun
    Su, Yangfeng
    Zhou, Dian
    Zeng, Xuan
    Li, Xin
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2020, 25 (01)
  • [6] Variability-aware Parametric Yield Enhancement via Post-silicon Tuning of Hybrid Redundant MAC Units
    Dutt, Sunil
    Chauhan, Anshu
    Nandi, Sukumar
    Trivedi, Gaurav
    2015 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2015,
  • [7] Adaptive post-silicon tuning for analog circuits: Concept, analysis and optimization
    Li, Xin
    Taylor, Brian
    Chien, YuTsun
    Pileggi, Lawrence T.
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 450 - 457
  • [8] Statistical Design and Optimization for Adaptive Post-silicon Tuning of MEMS Filters
    Wang, Fa
    Keskin, Gokce
    Phelps, Andrew
    Rotner, Jonathan
    Li, Xin
    Fedder, Gary K.
    Mukherjee, Tamal
    Pileggi, Lawrence T.
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 176 - 181
  • [9] Yield and Power Improvement Method by Post-Silicon Delay Tuning and Technology Mapping
    Mashiko, Hayalo
    Kohira, Yukihide
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 366 - 369
  • [10] Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling
    Yu, Guo
    Li, Peng
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 464 - 469