Switch bootstrapping for precise sampling beyond supply voltage

被引:29
作者
Aksin, Devrim [1 ]
Al-Shyoukh, Mohammad
Maloberti, Franco
机构
[1] Texas Instruments Inc, Dallas, TX 75025 USA
[2] Univ Pavia, Dept Elect, I-27100 Pavia, Italy
关键词
analog-to-digital converters; bootstrap; power management; switch;
D O I
10.1109/JSSC.2006.875305
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Bootstrapped switches are used in a variety of applications including DC-DC converters, pipelined analog-to-digital converters and high voltage switches and drivers. Current work on highly integrated power management applications often requires the ability to measure voltage quantities that exceed the supply voltage in magnitude. This is primarily due to a basic need to maximize efficiency by running the power management IC on as low supply voltage as possible, while still maintaining the ability to sample and measure quantities from the surroundings that could well exceed the battery voltage. In this paper, a new bootstrapped switch is presented. The switch enables the precise sampling of input signals well greater than the chip supply voltage with no static power consumption, and without activating on-chip parasitic body diodes. The bootstrapped switch, presented here, is designed to sample an input signal with a 0-5.5-V range at a supply voltage of 2.75 V. Measurement data shows functionality for a 0-6-V input signal range with a supply voltage as low as 1.2 V.
引用
收藏
页码:1938 / 1943
页数:6
相关论文
共 14 条
[1]   A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter [J].
Abo, AM ;
Gray, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) :599-606
[2]  
AKSIN DY, 2005, Patent No. 60659705
[3]  
AKSIN DY, 2006, THESIS U TEXAS DALLA
[4]  
[Anonymous], 1999, THESIS U CALIFORNIA
[5]  
AURORA N, 1993, MOSFET MODELS VLSI C
[6]   A 10-B, 20 M-SAMPLE/S, 35-MW PIPELINE A/D CONVERTER [J].
CHO, TB ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) :166-172
[7]   Gate oxide reliability of drain-side stresses compared to gate stresses [J].
Dumin, NA ;
Liu, KP ;
Yang, SH .
40TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2002, :73-78
[8]  
FINCO S, 2002, P IEEE 32 ANN POW EL, V4, P1737
[9]   AUTOMATIC SWITCHING OF SUBSTRATE BIAS OR WELL BIAS IN CMOS-ICS [J].
GATTI, U ;
LIBERALI, V ;
MALOBERTI, F ;
OLEARY, P .
ELECTRONICS LETTERS, 1990, 26 (17) :1381-1382
[10]   High-voltage drain extended MOS transistors for 0.18-μm logic CMOS process [J].
Mitros, JC ;
Tsai, CY ;
Shichijo, H ;
Kunz, K ;
Morton, A ;
Goodpaster, D ;
Mosher, D ;
Efland, TR .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (08) :1751-1755