A Simple and Effective Heuristic Method for Threshold Logic Identification

被引:15
|
作者
Neutzling, Augusto [1 ]
Martins, Mayler G. A. [2 ]
Callegaro, Vinicius [3 ]
Reis, Andre I. [1 ]
Ribas, Renato P. [1 ]
机构
[1] Univ Fed Rio Grande do Sul, Inst Informat, BR-90040060 Porto Alegre, RS, Brazil
[2] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA
[3] Mentor A Siemens Business, ICDS Synth Solut Grp, Fremont, CA 94538 USA
关键词
Digital circuit; linear separable function; threshold functions; threshold logic gate; threshold logic identification;
D O I
10.1109/TCAD.2017.2729403
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a straightforward and effective method to identify threshold logic function (TLF) is presented. Threshold logic is a promising alternative to conventional Boolean logic due to its suitability for emerging technologies, like memristors, quantum-dot cellular automata, resonant tunneling device, and spintronic devices. Identification and synthesis of TLF are essential tasks in a design flow based on such a logic strategy. The proposed method relies on irredundant sum-of-products Boolean function description form and exploits both ordering of variables and system of inequalities to assign the variable weights and the function threshold value. This is the first heuristic algorithm able to identify all threshold functions with up to six variables, being also more effective than other heuristic methods for functions with a larger number of variables. For functions obtained from k-cuts of benchmark circuits, experimental results demonstrated effectiveness near to 100% when compared to exact methods, even when the number of function variables increases. The execution time of the proposed approach is similar to related heuristic methods, being faster than integer linear programming-based algorithms.
引用
收藏
页码:1023 / 1036
页数:14
相关论文
共 18 条
  • [1] An Efficient Heuristic to Identify Threshold Logic Functions
    Palaniswamy, Ashok Kumar
    Tragoudas, Spyros
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2012, 8 (03)
  • [2] Effective Logic Synthesis for Threshold Logic Circuit Design
    Neutzling, Augusto
    Matos, Jody Maick
    Mishchenko, Alan
    Reis, Andre
    Ribas, Renato P.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (05) : 926 - 937
  • [3] A new method to identify threshold logic functions
    Mozaffari, Seyed Nima
    Tragoudas, Spyros
    Haniotakis, Themistoklis
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 934 - 937
  • [4] Synthesis of Threshold Logic Gates to Nanoelectronics
    Neutzling, Augusto
    Martins, Mayler G. A.
    Ribas, Renato P.
    Reis, Andre, I
    2013 26TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2013), 2013,
  • [5] Improved Threshold Logic Synthesis Using Implicant-Implicit Algorithms
    Palaniswamy, Ashok Kumar
    Tragoudas, Spyros
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2014, 10 (03)
  • [6] A Constructive Approach for Threshold Logic Circuit Synthesis
    Neutzling, Augusto
    Martins, Mayler G. A.
    Ribas, Renato P.
    Reis, Andre I.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 385 - 388
  • [7] Threshold Logic Synthesis Based on Cut Pruning
    Neutzling, Augusto
    Matos, Jody Maick
    Reis, Andre I.
    Ribas, Renato P.
    Mishchenko, Alan
    2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 494 - 499
  • [8] CONSTRUCTING SUBSTITUTIONS ON THE BASIS OF THRESHOLD FUNCTIONS OF MULTIVALUED LOGIC
    Soshin, D. A.
    PRIKLADNAYA DISKRETNAYA MATEMATIKA, 2016, 32 (02): : 20 - 32
  • [9] Design and Implementation of Threshold Logic Functions using Memristors
    Danaboina, Y. K. Y.
    Samanta, Pravanjan
    Datta, Kamalika
    Chakrabarti, Indrajit
    Sengupta, Indranil
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 518 - 519
  • [10] Single Electron Threshold Logic Based Feynman Gate Implementation
    Ghosh, Arpita
    Jain, Amit
    Singh, N. B.
    Sarkar, Subir Kumar
    2016 SECOND IEEE INTERNATIONAL CONFERENCE ON RESEARCH IN COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (ICRCICN), 2016, : 266 - 268