Fully Integrated Digital Average Current-Mode Control Voltage Regulator Module IC

被引:22
作者
Abramov, Eli [1 ]
Vekslender, Timur [1 ]
Kirshenboim, Or [1 ]
Peretz, Mor Mordechai [1 ]
机构
[1] Ben Gurion Univ Negev, Dept Elect & Comp Engn, Ctr Power Elect & Mixed Signal IC, IL-8410501 Beer Sheva, Israel
关键词
Average current-mode (ACM) control; dc-dc converters; digital control; power management IC; power system on-chip; pulsewidth modulation (PWM); voltage regulator module (VRM); DC-DC CONVERTERS; CONTROLLED PWM CONVERTERS; EFFICIENCY OPTIMIZATION; 10; MHZ; IMPLEMENTATION; DESIGN; IDENTIFICATION; RESOLUTION; CIRCUIT; SYSTEM;
D O I
10.1109/JESTPE.2017.2771949
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper introduces a fully integrated 12-to-1. xV voltage regulator module IC. A fully synthesizable digital two-loop controller has been realized through hardware description language tools. Several new IP blocks have been developed and described in detail: a window delay-line-based analog to digital converter (DL-ADC), two independent PI compensators with shared hardware for calculations, high-resolution digital pulsewidth modulation (PWM), and a programmable dead-time module. To fully exploit the benefits of digital electronics, reduce power consumption, and save area, all units of the digital controller have been designed through asynchronous architecture, eliminating the need of high-speed clock. High-performance synchronized, fixed frequency, PWM operation is enabled by a digital programmable time-base generator and system governor, which has been developed as well. In addition, to extend the capabilities of the window DL-ADC to support the full range of the load with minimal hardware penalty, adaptive reference of the current compensation is introduced. The mixed-signal IC has been fabricated on a 0.18-mu m 5-V CMOS process. It incorporates the digital controller and periphery as well as a synchronous buck power stage, including a drive circuitry that enables operation up to several megahertz from a 12-V input. The digital core has been realized by an automated synthesis process and place-and-route tools, resulting in an effective silicon area of 0.16 mm(2). Experimental results of the fabricated IC operating in closed loop are provided, demonstrating the performance and benefits of the new controller for meeting the requirements of tight output voltage regulation over wide load range.
引用
收藏
页码:485 / 499
页数:15
相关论文
共 64 条
[1]  
Abramov E, 2016, APPL POWER ELECT CO, P692, DOI 10.1109/APEC.2016.7467946
[2]   Maximum efficiency point tracking (MEPT) method and digital dead time control implementation [J].
Abu-Qahouq, Jaber A. ;
Hong Mao ;
Al-Atrash, Hussam J. ;
Batarseh, Issa .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (05) :1273-1281
[3]   An Integrated High-Density Power Management Solution for Portable Applications Based on a Multioutput Switched-Capacitor Circuit [J].
Ahsanuzzaman, S. M. ;
Prodic, Aleksandar ;
Johns, David A. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (06) :4305-4323
[4]  
[Anonymous], 2015, 3910 MPS
[5]  
[Anonymous], 30304 VISH SIL
[6]  
[Anonymous], 2016, 12873 INT ENP POW SO
[7]  
[Anonymous], PV3012 ROHM SEM
[8]  
[Anonymous], 2014, 70818 VISH SIL
[9]  
Baker R. J., 2010, CMOS CIRCUIT DESIGN
[10]   AVERAGE SIMULATION OF PWM CONVERTERS BY DIRECT IMPLEMENTATION OF BEHAVIORAL RELATIONSHIPS [J].
BENYAAKOV, S .
INTERNATIONAL JOURNAL OF ELECTRONICS, 1994, 77 (05) :731-746