Porous silicon field emission arrays with built-in spacer

被引:0
|
作者
Kim, HR
Jessing, JR
Parker, DL
机构
来源
IVMC'97 - 1997 10TH INTERNATIONAL VACUUM MICROELECTRONICS CONFERENCE, TECHNICAL DIGEST | 1997年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this research, we applied the physical and electrical characteristics of porous silicon to enhance the performance of field emission devices. The surface of silicon field emitters have been modified by chemical etching with HF:HNO3:H2O solution, and electrochemical etching with HF:ethanol solution. The emitter surface became roughened and had nano-scale fibrils over the emitter surface in both cases. We found PS thin films prepared by chemical etching of Si field emitters also gave similar field enhancement effects as does electrochemically formed PS. Porous silicon contributed to the increase of the emission current, the reduction of operating voltage, the improvement of the uniformity of the emission characteristics between the emitters and the reduction of the probability of emitter failure during operation.
引用
收藏
页码:396 / 400
页数:5
相关论文
共 50 条
  • [31] Emission stability of anodized silicon field emitter arrays
    Kim, HR
    Jessing, JR
    Parker, DL
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1999, 17 (02): : 601 - 603
  • [32] Field Emission Properties of Nanostructured Silicon Cathode Arrays
    Yafarov R.K.
    Suzdaltsev S.Y.
    Shanygin V.Y.
    Russian Microelectronics, 2018, 47 (02) : 104 - 111
  • [33] Optimal Shape Design for Mitigating the Electric Field of 170kV GIS Spacer Built-in NCIT
    Choi, Seungil
    Liu, Xuanxi
    Jing, Tao
    Han, Sanghun
    Lee, Joonho
    Cho, Younghoon
    2022 6TH INTERNATIONAL CONFERENCE ON ELECTRIC POWER EQUIPMENT - SWITCHING TECHNOLOGY (ICEPE-ST), 2022, : 352 - 355
  • [34] Photoassisted field emission from gated silicon field emitter arrays
    Shimawaki H.
    Journal of the Vacuum Society of Japan, 2017, 60 (01): : 8 - 12
  • [35] Built-in field equations for recovery procedures
    Aalto, J.
    Computers and Structures, 1997, 64 (1-4): : 157 - 176
  • [36] Built-in field equations for recovery procedures
    Aalto, J
    COMPUTERS & STRUCTURES, 1997, 64 (1-4) : 157 - 176
  • [37] BUILT-IN TEST FOR FOLDED PROGRAMMABLE LOGIC-ARRAYS
    BREUER, MA
    SAHEBAN, F
    MICROPROCESSORS AND MICROSYSTEMS, 1987, 11 (06) : 319 - 329
  • [38] REVIEW OF BUILT-IN TEST METHODOLOGIES FOR GATE ARRAYS.
    Totton, K.A.E.
    IEE Proceedings I: Solid State and Electron Devices, 1985, 132 (2 pt 1): : 121 - 129
  • [39] Screening the built-in electric field in 4H silicon carbide stacking faults
    Juillaguet, S.
    Camassel, J.
    Albrecht, M.
    Chassagne, T.
    APPLIED PHYSICS LETTERS, 2007, 90 (11)
  • [40] Methods for boundary scan access of built-in self-test for field programmable gate arrays
    Hamilton, C
    Wijesuriya, S
    Gibson, G
    Stroud, C
    IEEE SOUTHEASTCON '99, PROCEEDINGS, 1999, : 210 - 216