4-BIT PIPELINE ADC FOR MONOLITHIC ACTIVE PIXEL SENSORS

被引：0

作者：

Agieb, Ramy Said ^{[1
]}

El Ghitany, Hassan Ahmed ^{[1
]}

Shehata, Khaled Ali ^{[1
]}

机构：

[1] Modern Univ Technol & Informat, Cairo, Egypt

来源：

PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER THEORY AND ENGINEERING (ICACTE 2009), VOLS 1 AND 2 | 2009年

关键词：

pipeline ADC; 1.5; bit/stage; digital error correction; bottom-plate switching;

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

Low voltage low power 4-bits 90Ms/s, 40 mu w, with DNL (+0.19/-0.4)LSB and INL (+0.47/-0.46)LSB is designed using 0.13um UMC CMOS technology operated with 1.2V voltage supply. The converter is composed of three stages the first, second stages produce 1.5bit/stage and last stage produce 2 bit/stage. Using Bottom-Plate Switching and fully digital error correction which corrects errors due to capacitor mismatch, charge injection, and comparator offsets. The calibration is performed without any additional analog circuitry, and the conversion does not need extra clock cycles.

引用

页码：905 / 912

页数：8

共 12 条

[1] [Anonymous], 1999, THESIS U CALIFORNIA
[2] Baker R.J., 2019, CMOS: Circuit Design, Layout, and Simulation
[3] CHANGHYUKCHO, 2005, THESIS GEORGIA I TEC
[4] DAHOUMANE M, 2008, J INSTRUM
[5] Improved design criteria of gain-boosted CMOS OTA with high-speed optimizations
Das, M
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2002, 49 (03): : 204 - 207
[6] DUAN Ming-de, 2007, TRACTOR FARM TRANSPO, P86
[7] JONES DA, 1997, ANALOG INTEGRATED CI
[8] SOCKALINGAM K, 2002, THESIS U MAINE ORONO
[9] SOCKALINGAM K, 2002, 10 BIT 5MHZ PIPELINE
[10] VANDEPLASCHE R, 1994, INTEGRATED ANALOG TO

← 1 2 →