Hardware-Software Co-Design for Brain-Computer Interfaces

被引:13
|
作者
Karageorgos, Ioannis [1 ]
Sriram, Karthik [2 ]
Vesely, Jan [2 ]
Wu, Michael [2 ]
Powell, Marc [3 ]
Borton, David [3 ]
Manohar, Rajit [1 ]
Bhattacharjee, Abhishek [2 ]
机构
[1] Yale Univ, Dept Elect Engn Arts & Sci, New Haven, CT 06520 USA
[2] Yale Univ, Dept Comp Sci Arts & Sci, New Haven, CT USA
[3] Brown Univ, Carney Inst Brain Sci, Sch Engn, Providence, RI 02912 USA
基金
美国国家科学基金会;
关键词
EPILEPSY; PREDICTION; STIMULATION; SYSTEM; EEG;
D O I
10.1109/ISCA45697.2020.00041
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Brain-computer interfaces (BCIs) offer avenues to treat neurological disorders, shed light on brain function, and interface the brain with the digital world. Their wider adoption rests, however, on achieving adequate real-time performance, meeting stringent power constraints, and adhering to FDA-mandated safety requirements for chronic implantation. BCIs have, to date, been designed as custom ASICs for specific diseases or for specific tasks in specific brain regions. General-purpose architectures that can be used to treat multiple diseases and enable various computational tasks are needed for wider BCI adoption, but the conventional wisdom is that such systems cannot meet necessary performance and power constraints. We present HALO (Hardware Architecture for LOw-power BCIs), a general-purpose architecture for implantable BCIs. HALO enables tasks such as treatment of disorders (e.g., epilepsy, movement disorders), and records/processes data for studies that advance our understanding of the brain. We use electrophysiological data from the motor cortex of a non-human primate to determine how to decompose HALO's computational capabilities into hardware building blocks. We simplify, prune, and share these building blocks to judiciously use available hardware resources while enabling many modes of brain-computer interaction. The result is a configurable heterogeneous array of hardware processing elements (PEs). The PEs are configured by a low-power RISC-V micro-controller into signal processing pipelines that meet the target performance and power constraints necessary to deploy HALO widely and safely.
引用
收藏
页码:391 / 404
页数:14
相关论文
共 50 条
  • [31] Hardware-Software Co-design for Heterogeneous Multiprocessor Sensor Nodes
    Zhang, Jingyao
    Iyer, Srikrishna
    Zheng, Xiangwei
    Schaumont, Patrick
    Yang, Yaling
    2014 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM 2014), 2014, : 20 - 25
  • [32] Current trends in hardware and software for brain-computer interfaces (BCIs)
    Brunner, P.
    Bianchi, L.
    Guger, C.
    Cincotti, F.
    Schalk, G.
    JOURNAL OF NEURAL ENGINEERING, 2011, 8 (02)
  • [33] Co-Z ECC scalar multiplications for hardware, software and hardware-software co-design on embedded systems
    Baldwin, Brian
    Goundar, Raveen R.
    Hamilton, Mark
    Marnane, William P.
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2012, 2 (04) : 221 - 240
  • [34] Computational Imaging and Display - Hardware-Software Co-design for Imaging Devices
    Heidrich, Wolfgang
    COMPUTER GRAPHICS FORUM, 2015, 34 (02) : XXI - XXI
  • [35] Hardware-software co-design in practice: A case study in image processing
    Joost, Ralf
    Salomon, Ralf
    IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 4034 - +
  • [36] Hardware-Software Co-Design of an In-Memory Transformer Network Accelerator
    Laguna, Ann Franchesca
    Sharifi, Mohammed Mehdi
    Kazemi, Arman
    Yin, Xunzhao
    Niemier, Michael
    Hu, X. Sharon
    FRONTIERS IN ELECTRONICS, 2022, 3
  • [37] CTA: Hardware-Software Co-design for Compressed Token Attention Mechanism
    Wang, Haoran
    Xu, Haobo
    Wang, Ying
    Han, Yinhe
    2023 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, HPCA, 2023, : 429 - 441
  • [38] Scalable and Interpretable Brain-Inspired Hyperdimensional Computing Intelligence with Hardware-software Co-design
    Chen, Hanning
    Ni, Yang
    Huang, Wenjun
    Imani, Mohsen
    2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,
  • [39] An analytical method for reliability analysis of hardware-software co-design system
    Zeng, Yanhao
    Xing, Liudong
    Zhang, Qun
    Jia, Xujie
    QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 2019, 35 (01) : 165 - 178
  • [40] Innovations and applications of operating system security with a hardware-software co-design
    Gu, Jinyu
    Hua, Zhichao
    Li, Mingyu
    Chen, Haibo
    CHINESE SCIENCE BULLETIN-CHINESE, 2022, 67 (32): : 3861 - 3871