Monolithically Cointegrated Tensile Strained Germanium and InxGa1-xAs FinFETs for Tunable CMOS Logic

被引:7
作者
Joshi, Rutwik [1 ]
Karthikeyan, Sengunthar [1 ]
Hudait, Mantu K. [1 ]
机构
[1] Virginia Polytech Inst & State Univ, Bradley Dept Elect & Comp Engn, Blacksburg, VA 24061 USA
关键词
Alternate channel; complementary metal-oxide-semiconductor (CMOS) inverter; FinFET; high speed; InGaAs; ring oscillator; tensile strained germanium (epsilon-Ge); TRANSISTORS; NANOWIRES; GE;
D O I
10.1109/TED.2022.3181112
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we have evaluated the merits of monolithically cointegrated alternate channel complementary metal-oxide-semiconductor (CMOS) device architecture, utilizing tensile strained germanium (epsilon-Ge) for the p-channel FinFET and variable indium (In) compositional InxGa1-xAs (0.10 <= x <= 0.53) for the n-channel FinFET. The device simulation models were calibrated using the experimental results of Ge and InGaAs FinFETs and subsequently transferred to the cointegrated Ge and InxGa1-xAs structure while keeping the device simulation parameters fixed. The device parameters, such as V-T, I-on, I-off. and subthreshold-swing (SS), were determined for identical fin dimensions for n- and p-channel FinFETs as a function of In composition that alters the tensile strain in Ge. These parameters are controllable during the heteroepitaxial growth by varying In composition in InxGa1-xAs. epsilon-Ge p-FinFET is shown to be superior in terms of SS and I-on/I-off ratio compared with other competing architectures. The cointegrated architecture of CMOS inverter exhibited an optimum performance over a range of In compositions from 20% to 40% while driving fan-out fan-out 1 (FO-1) and FO-4 load configurations. In addition, the CMOS inverter with symmetric rise and fall times as well as noise-immune functionality demonstrated 150 GHz of operating frequency with 30-nW total power dissipation at 20% In composition, and hence a superior power-delay-product comparable with International Technology Roadmap for Semiconductors (ITRS) standards. Moreover, the three-stage CMOS ring oscillator performance was evaluated with various In compositions to be stable and power efficient. Thus, the cointegrated approach has a potential to: 1) simplify large-scale CMOS integration and 2) be compatible with optoelectronic materials.
引用
收藏
页码:4175 / 4182
页数:8
相关论文
共 43 条
[1]  
Agrawal A., 2014, IEDM, P16, DOI 10.1109/IEDM.2014.7047064
[2]  
[Anonymous], 2013, TCAD Sentaurus Device Manual
[3]  
[Anonymous], 2011, IEDM, DOI DOI 10.1109/IEDM.2011.6131543
[4]  
[Anonymous], 2021, IEEE International Roadmap for Devices and Systems
[5]  
[Anonymous], 2013, PROC IEEE SOI 3D SUB, DOI DOI 10.1109/S3S.2013.6716513
[6]  
[Anonymous], 2020, MICROWAVE J
[7]  
Ayers J.E., 2017, Heteroepitaxy of Semiconductors:Theory, Growth, and Characterization, V2nd
[8]   A review of silicon-based wafer bonding processes, an approach to realize the monolithic integration of Si-CMOS and III-V-on-Si wafers [J].
Bao, Shuyu ;
Wang Yue ;
Khaw, Lina ;
Zhang Li ;
Wang, Bing ;
Sasangka, Wardhana Aji ;
Lee, Kenneth Eng Kian ;
Chua, Soo Jin ;
Michel, Jurgen ;
Fitzgerald, Eugene ;
Tan, Chuan Seng ;
Lee, Kwang Hong .
JOURNAL OF SEMICONDUCTORS, 2021, 42 (02)
[9]  
Chung CT, 2012, 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
[10]   Strain-Engineered Biaxial Tensile Epitaxial Germanium for High-Performance Ge/InGaAs Tunnel Field-Effect Transistors [J].
Clavel, Michael ;
Goley, Patrick ;
Jain, Nikhil ;
Zhu, Yan ;
Hudait, Mantu K. .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03) :190-199