Two-dimensional physically based semi-analytical model of source/drain series resistance in MOSFETs

被引:0
作者
He, Pei [1 ]
Ke, Daoming [1 ]
Hu, Pengfei [1 ]
机构
[1] Anhui Univ, Sch Elect & Informat Engn, Hefei 230601, Peoples R China
关键词
EFFECTIVE CHANNEL-LENGTH; NANOMETER REGIME; EXTRACTION; GATE; BIAS;
D O I
10.7567/JJAP.55.014302
中图分类号
O59 [应用物理学];
学科分类号
摘要
In this study, a two-dimensional physically based semi-analytical model of source/drain series resistance in MOSFETs is developed, in which only one parameter needs to be extracted by measurement and the extracted parameter can be repeatedly used when the structure size of the source or drain is changed. The model at the first time separates the resistance into two independent parameters that multiply each other. One is the extracted parameter that is only related to the resistivity. The other one is calculated by the expressions obtained by using the semi-analytical method and Eigen function expansion method, and is only related to the structure size of the source or drain area. The model provides a new approach to solve the resistance problem and matches well with simulation results. It can be used easily to estimate the resistance when the device structure changes in device design. (C) 2016 The Japan Society of Applied Physics
引用
收藏
页数:6
相关论文
共 25 条
[11]  
Kim SD, 2002, IEEE T ELECTRON DEV, V49, P457
[12]  
Kim SD, 2002, IEEE T ELECTRON DEV, V49, P467
[13]   A physically-based semi-empirical series resistance model for deep-submicron MOSFET I-V modeling [J].
Lim, KY ;
Zhou, X .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (06) :1300-1302
[14]   A Novel Method of MOSFET Series Resistance Extraction Featuring Constant Mobility Criteria and Mobility Universality [J].
Lin, Da-Wen ;
Cheng, Ming-Lung ;
Wang, Shyh-Wei ;
Wu, Chung-Cheng ;
Chen, Ming-Jer .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (04) :890-897
[15]  
Neamen D. A., 2011, SEMICONDUCTOR PHYS D, P175
[16]  
Neamen D. A., 2011, SEMICONDUCTOR PHYS D, P125
[17]   ANALYSIS OF THE GATE-VOLTAGE-DEPENDENT SERIES RESISTANCE OF MOSFETS [J].
NG, KK ;
LYNCH, WT .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (07) :965-972
[18]   THE IMPACT OF INTRINSIC SERIES RESISTANCE ON MOSFET SCALING [J].
NG, KK ;
LYNCH, WT .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (03) :503-511
[19]  
Oh K.-H., 1999, 6 INT C VLSI CAD ICV
[20]   A novel technique to determine the gate and drain bias dependent series resistance in drain engineered MOSFET's using one single device [J].
Otten, JAM ;
Klaassen, FM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (09) :1478-1488