A novel energy-efficient and high speed full adder using CNTFET

被引:15
作者
Mahani, Asma Torkzadeh [1 ]
Keshavarzian, Peiman [2 ]
机构
[1] Islamic Azad Univ, Dept Elect Engn, Kerman Branch, Kerman, Iran
[2] Islamic Azad Univ, Dept Comp Engn, Kerman Branch, Kerman, Iran
来源
MICROELECTRONICS JOURNAL | 2017年 / 61卷
关键词
Carbon nanotube field effect transistor; (CNTFET); GDI; Semi XOR/XNOR modules; High efficient; TRANSISTORS INCLUDING NONIDEALITIES; COMPACT SPICE MODEL; CARBON;
D O I
10.1016/j.mejo.2017.01.009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the present paper, we will present two high speed, energy efficient and low power full adder circuits using gate diffusion input (GDI) cell, semi XOR/XNOR modules and carbon nanotube field effect transistors (CNITIT). Due to unique electrical and mechanical features of CNIPET, it can be chosen as an appropriate alternative to replace the metal oxide field effect transistors (MOSFET). In order to evaluate several figures of metric (FOM) including power consumption, energy consumption, propagation delay and energy delay product (EDP) using different voltage supplies, load capacitances, temperatures, frequencies and tubes, ektensive experiments of proposed designs and previous works will be presented. Comparing to the previous works, simulation results of HSPICE illustrate the superiority of proposed designs regarding propagation delay and EDP.
引用
收藏
页码:79 / 88
页数:10
相关论文
共 24 条
[1]  
[Anonymous], PHYS REV B
[2]   Hybrid CMOS-SET Arithmetic Circuit Design Using Coulomb Blockade Oscillation Characteristic [J].
Deng, Guoqing ;
Chen, Chunhong .
JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2011, 8 (08) :1520-1526
[3]   A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part II: Full device model and circuit performance benchmarking [J].
Deng, Jie ;
Wong, H. -S. Philip .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) :3195-3205
[4]   A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - Part I: Model of the intrinsic channel region [J].
Deng, Jie ;
Wong, H. -S. Philip .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) :3186-3194
[5]   CARBON-FIBERS BASED ON C-60 AND THEIR SYMMETRY [J].
DRESSELHAUS, MS ;
DRESSELHAUS, G ;
SAITO, R .
PHYSICAL REVIEW B, 1992, 45 (11) :6234-6242
[6]   Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style [J].
Foroutan, Vahid ;
Taheri, MohammadReza ;
Navi, Keivan ;
Mazreah, Arash Azizi .
INTEGRATION-THE VLSI JOURNAL, 2014, 47 (01) :48-61
[7]   DLPA: Discrepant Low PDP 8-Bit Adder [J].
Ghadiry, Mahdiar ;
Nadi, Mahdieh ;
A'Ain, Abu Khari .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2013, 32 (01) :1-14
[8]   Graphene-CNT hetero-structure for next generation interconnects [J].
Ghosh, K. ;
Ranjan, N. ;
Verma, Y. K. ;
Tan, C. S. .
RSC ADVANCES, 2016, 6 (58) :53054-53061
[9]   Implementation of carbon nanotube bundles in sub-5 micron diameter through-silicon-via structures for three-dimensionally stacked integrated circuits [J].
Ghosh, Kaushik ;
Verma, Yashwant K. ;
Tan, Chuan Seng .
MATERIALS TODAY COMMUNICATIONS, 2015, 2 :E16-E25
[10]  
GRANHAUG K, 2006, DESIGN DIAGNOSTICS E, P25