An optimization of bus interconnects pitch for Low-power and reliable bus encoding schemea

被引：0

作者：

Komatsu, Satoshi ^{[1
]}

Fujita, Masahiro ^{[1
]}

机构：

[1] Univ Tokyo, VLSI Design & Educ Ctr, Tokyo, Japan

来源：

2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Energy consumption is one of the most critical constraints in the current VLSI system designs. In addition, fault tolerance of VLSI systems is also one of the most important requirements in the current shrunk VLSI technologies. This paper presents low power and fault tolerant bus encoding methods considering coupling effects of bus interconnects. Experiments using SPEC2000 benchmark programs show that the proposed methods can effectively reduce signal transitions with fault tolerance. Moreover, the results show that the optimization of bus interconnects pitch can increase the effectiveness of the encoding method.

引用

页码：1723 / +

页数：2

共 50 条

[31] Bus optimization for low-power data path synthesis based on network flow method
Hong, S
Kim, T
ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 312 - 317
[32] Delayed line bus scheme: A low-power bus scheme for coupled on-chip buses
Ghoneima, M
Ismail, Y
ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 66 - 69
[33] A genetic bus encoding technique for power optimization of embedded systems
Ascia, G
Catania, V
Palesi, M
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 21 - 30
[34] Shifted gray encoding to reduce instruction memory address bus switching for low-power embedded systems
Guo, Hui
Parameswaran, Sri
JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (4-6) : 180 - 190
[35] SIGNAL TRANSFORMS WITH BUS INVERT ENCODING FOR LOW POWER APPLICATIONS
Patil, Karnakar
Madabal, Sachin
Motagi, Abhishek
PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
[36] Ternary Limited-Weight Codes and Quaternary Transition-Signaling for Low-Power Bus Encoding
Omshi, Maryam Sadat Hosseini
Mirzaee, Reza Faghih
PROCEEDINGS OF THE 2020 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS 2020), 2020,
[37] Interframe bus encoding technique for low power video compression
Bahari, Asral
Arslan, Tughrul
Erdogan, Ahmet T.
20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 691 - +
[38] Low power bus encoding technique considering coupling effects
Lin, H. W.
Wei, K. C.
IMECS 2007: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2007, : 439 - +
[39] Low power address bus encoding using loop prediction
Wang, Leiou
Wang, Donghui
Hao, Chengpeng
IEICE ELECTRONICS EXPRESS, 2014, 11 (12):
[40] Laminated bus bars for power system interconnects
Allocco, JM
APEC '97 - TWELFTH ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 1997, : 585 - 589

← 1 2 3 4 5 →