An optimization of bus interconnects pitch for Low-power and reliable bus encoding schemea

Energy consumption is one of the most critical constraints in the current VLSI system designs. In addition, fault tolerance of VLSI systems is also one of the most important requirements in the current shrunk VLSI technologies. This paper presents low power and fault tolerant bus encoding methods considering coupling effects of bus interconnects. Experiments using SPEC2000 benchmark programs show that the proposed methods can effectively reduce signal transitions with fault tolerance. Moreover, the results show that the optimization of bus interconnects pitch can increase the effectiveness of the encoding method.