共 13 条
[1]
Hierarchical test access architecture for embedded cores in an integrated circuit
[J].
16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS,
1998,
:8-14
[2]
Instruction-driven wake-up mechanisms for snoopy TAP controller
[J].
17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS,
1999,
:467-472
[3]
Dervisoglu BI, 2001, DES AUT CON, P53, DOI 10.1109/DAC.2001.935476
[4]
Hierarchical Boundary-Scan a Scan Chip-Set solution
[J].
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS,
2001,
:480-486
[5]
*IEEE, 1993, 1149IEEE
[6]
*IEEE, P1500 IEEE
[7]
Test wrapper and test access mechanism co-optimization for system-on-chip
[J].
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS,
2001,
:1023-1032
[8]
Iyengar V, 2001, IEEE VLSI TEST SYMP, P368
[9]
A structured and scalable mechanism for test access to embedded reusable cores
[J].
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS,
1998,
:284-293
[10]
Considerations for implementing IEEE 1149.1 on system-on-a-chip integrated circuits
[J].
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS,
2000,
:628-637