A high-speed median circuit

被引：24
|
作者：
Opris, IE
Kovacs, GTA
机构：
[1] Center for Integrated Systems, Stanford University, Stanford
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1997年 / 32卷 / 06期
关键词：
active filters; analog processing circuits; nonlinear circuits;
D O I：
10.1109/4.585296
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A high-speed analog median circuit is presented using a two-stage architecture to minimize the errors around the transition corners, Prototypes have been designed and built using the Orbit 2-mu m CMOS process, The design has been optimized for low crossover distortion and fast transient recovery in less than 200 ns, The active area is 0.2 mm(2), and the circuit dissipates 7 mW from a single 5 V supply while being able to drive an external 30 pF capacitor.
引用
收藏
页码：905 / 908
页数：4
相关论文
共 50 条
  • [41] High-speed CMOS Track/Hold circuit design
    Kobayashi, H
    Zin, MAM
    Kobayashi, K
    San, H
    Sato, H
    Ichimura, JI
    Onaya, Y
    Kurosawa, N
    Kimura, Y
    Yuminaka, Y
    Tanaka, K
    Myono, T
    Abe, F
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2001, 27 (1-2) : 161 - 170
  • [42] Parallel image compression circuit for high-speed cameras
    Nishikawa, Y
    Kawahito, S
    Inoue, T
    REAL-TIME IMAGING IX, 2005, 5671 : 111 - 122
  • [43] High-speed interface circuit for differential capacitance transducers
    Kim, Hoon
    Rho, Il-Ho
    Chung, Won-Sup
    IEICE ELECTRONICS EXPRESS, 2011, 8 (02): : 96 - 102
  • [44] NOVEL HIGH-SPEED CIRCUIT STRUCTURES FOR BICMOS ENVIRONMENT
    GU, RX
    ELMASRY, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (05) : 563 - 570
  • [45] HIGH-SPEED TRIGGERED DCVS LOGIC CIRCUIT.
    Griffin, W.R.
    Heller, L.G.
    IBM technical disclosure bulletin, 1984, 27 (1 B): : 751 - 753
  • [46] High-Speed CMOS Track/Hold Circuit Design
    Haruo Kobayashi
    Mohd Asmawi Mohamed Zin
    Kazuya Kobayashi
    Hao San
    Hiroyuki Sato
    Jun-Ichi Ichimura
    Yoshitaka Onaya
    Yuuichi Takahashi
    Naoki Kurosawa
    Yasuyuki Kimura
    Yasushi Yuminaka
    Kouji Tanaka
    Takao Myono
    Fuminori Abe
    Analog Integrated Circuits and Signal Processing, 2001, 27 : 161 - 170
  • [47] Sensitivity analysis and optimization for high-speed circuit systems
    Lei, Dou
    Zhiquan, Wang
    IEEE 2007 INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION AND EMC TECHNOLOGIES FOR WIRELESS COMMUNICATIONS, VOLS I AND II, 2007, : 1437 - 1441
  • [48] Novel Circuit Technique for High-speed ECL Gates
    Ishii, Kiyoshi
    Suzuki, Katsuya
    Sugimoto, Yoshihiro
    2009 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2009, : 89 - 92
  • [49] HIGH-SPEED DIGITAL CIRCUIT FOR DISCRETE COSINE TRANSFORM
    TONOMURA, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1995, E78A (08) : 957 - 962
  • [50] NEW HIGH-SPEED DIGITAL LEASED CIRCUIT SYSTEM
    SAKAMOTO, M
    TAMAKI, N
    NTT REVIEW, 1990, 2 (05): : 42 - 51
12345