A 2.4 GHz 4 mW Integer-N Inductorless RF Synthesizer

被引：114

作者：

Kong, Long ^{[1
]}

Razavi, Behzad ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2016年 / 51卷 / 03期

关键词：

Frequency synthesizer; harmonic trap; phase-locked loop (PLL); reference spur; voltage-controlled oscillator (VCO); Delta modulator; PHASE-NOISE; JITTER;

D O I：

10.1109/JSSC.2015.2511157

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The high phase noise of ring oscillators has generally discouraged their use in RF synthesis. This paper introduces an integer-N synthesizer that employs a type-I loop to achieve a wide bandwidth, allowing the use of ring oscillators, and a master-slave sampling loop filter along with harmonic traps to suppress spurs. A 2.4 GHz prototype fabricated in 45 nm digital CMOS technology provides a loop bandwidth of 10 MHz and a spur level of -65 dBc. The phase noise is -114 dBc/Hz at 1 MHz offset.

引用

页码：626 / 635

页数：10

共 15 条

[1] Phase noise and jitter in CMOS ring oscillators [J].

Abidi, Asad A. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (08) :1803-1816

[2] A 0.4 ps-RMS-jitter 1-3 GHz ring-oscillator PLL using phase-noise preamplification [J].

Cao, Zhiheng ;

Li, Yunchu ;

Yan, Shouli .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (09) :2079-2089

[3] A Spur-Frequency-Boosting PLL With a-74 dBc Reference-Spur Suppression in 90 nm Digital CMOS [J].

Elsayed, Mohamed M. ;

Abdul-Latif, Mohammed ;

Sanchez-Sinencio, Edgar .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (09) :2104-2117

[4]

Gierkink S. L. J., 2005, IEEE J SOLID-ST CIRC, V40, P49

[5] CMOS ring oscillator with quadrature outputs and 100 MHz to 3.5 GHz tuning range [J].

Grözing, M ;

Phillip, B ;

Berroth, M .

ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, :679-682

[6] Relation Between Delay Line Phase Noise and Ring Oscillator Phase Noise [J].

Homayoun, Aliakbar ;

Razavi, Behzad .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (02) :384-391

[7]

Huang YC, 2014, ISSCC DIG TECH PAP I, V57, P270, DOI 10.1109/ISSCC.2014.6757430

[8]

Kong L, 2015, ISSCC DIG TECH PAP I, V58, P450, DOI 10.1109/ISSCC.2015.7063120

[9] A digital calibration technique for charge pumps in phase-locked systems [J].

Liang, Che-Fu ;

Chen, Shin-Hua ;

Liu, Shen-Iuan .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (02) :390-398

[10] A 1-MHZ bandwidth 3.6-GHz 0.18-μm CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise [J].

Meninger, SE ;

Perrott, MH .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (04) :966-980

← 1 2 →