High-Performance Parallel Implementation of Genetic Algorithm on FPGA

被引:28
|
作者
Torquato, Matheus F. [1 ]
Fernandes, Marcelo A. C. [2 ]
机构
[1] Swansea Univ, Coll Engn, Swansea SA2 8PP, W Glam, Wales
[2] Fed Univ Rio Grande Norte UFRN, Dept Comp Engn & Automat, BR-59078970 Natal, RN, Brazil
关键词
Parallel implementation; FPGA; Genetic algorithms; Reconfigurable computing; HARDWARE IMPLEMENTATION;
D O I
10.1007/s00034-019-01037-w
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Genetic algorithms (GAs) are used to solve search and optimization problems in which an optimal solution can be found using an iterative process with probabilistic and non-deterministic transitions. However, depending on the problem's nature, the time required to find a solution can be high in sequential machines due to the computational complexity of genetic algorithms. This work proposes a full-parallel implementation of a genetic algorithm on field-programmable gate array (FPGA). Optimization of the system's processing time is the main goal of this project. Results associated with the processing time and area occupancy (on FPGA) for various population sizes are analyzed. Studies concerning the accuracy of the GA response for the optimization of two variables functions were also evaluated for the hardware implementation. However, the high-performance implementation proposed in this paper is able to work with more variable from some adjustments on hardware architecture. The results showed that the GA full-parallel implementation achieved throughput about 16 millions of generations per second and speedups between 17 and 170,000 associated with several works proposed in the literature.
引用
收藏
页码:4014 / 4039
页数:26
相关论文
共 50 条
  • [21] The Implementation of High Speed Parallel Timing Synchronization Algorithm Based on FPGA
    Hu, Jiao
    Zhu, Lichen
    Wang, Jianpeng
    2018 10TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN), 2018, : 484 - 487
  • [22] PARALLEL IMPLEMENTATION OF A GENETIC ALGORITHM
    DAVIES, R
    CLARKE, T
    CONTROL ENGINEERING PRACTICE, 1995, 3 (01) : 11 - 19
  • [23] FPGA Implementation Of An Adaptive Genetic Algorithm
    Fang Mengxu
    Bin, Tang
    2015 12TH INTERNATIONAL CONFERENCE ON SERVICE SYSTEMS AND SERVICE MANAGEMENT (ICSSSM), 2015,
  • [24] PARALLEL TRANSPORT SUBSYSTEM IMPLEMENTATION FOR HIGH-PERFORMANCE COMMUNICATION
    BRAUN, T
    SCHMIDT, C
    CONCURRENCY-PRACTICE AND EXPERIENCE, 1994, 6 (04): : 375 - 391
  • [25] Design and Implementation of High-Performance Space Router Based on FPGA
    Zhou, Dong
    Shen, Xiaohu
    Li, Ke
    Feng, Guoping
    Wang, Luyuan
    2019 IEEE 11TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN 2019), 2019, : 704 - 708
  • [26] Implementation of a parallel and pipelined watershed algorithm on FPGA
    Trieu, Dang Ba Khac
    Maruyama, Tsutomu
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 561 - 566
  • [27] FPGA Implementation of a New Parallel Routing Algorithm
    Fatima, Kaleem
    Rao, Rameshwar
    2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 1235 - +
  • [28] FPGA Implementation of High-Performance Asynchronous Pipelines with Robust Control
    Oliveira, Duarte L.
    Garcia, Kledermon
    Santana, Lucas
    Faria, Lester A.
    2018 IEEE 9TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2018, : 274 - 277
  • [29] High-Performance Implementation of SM2 Based on FPGA
    Zhang, Dan
    Bai, Guoqiang
    PROCEEDINGS OF 2016 8TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN 2016), 2016, : 718 - 722
  • [30] High-performance FPGA-based implementation of Kalman filter
    Lee, CR
    Salcic, Z
    MICROPROCESSORS AND MICROSYSTEMS, 1997, 21 (04) : 257 - 265