High-Performance Parallel Implementation of Genetic Algorithm on FPGA

被引:28
|
作者
Torquato, Matheus F. [1 ]
Fernandes, Marcelo A. C. [2 ]
机构
[1] Swansea Univ, Coll Engn, Swansea SA2 8PP, W Glam, Wales
[2] Fed Univ Rio Grande Norte UFRN, Dept Comp Engn & Automat, BR-59078970 Natal, RN, Brazil
关键词
Parallel implementation; FPGA; Genetic algorithms; Reconfigurable computing; HARDWARE IMPLEMENTATION;
D O I
10.1007/s00034-019-01037-w
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Genetic algorithms (GAs) are used to solve search and optimization problems in which an optimal solution can be found using an iterative process with probabilistic and non-deterministic transitions. However, depending on the problem's nature, the time required to find a solution can be high in sequential machines due to the computational complexity of genetic algorithms. This work proposes a full-parallel implementation of a genetic algorithm on field-programmable gate array (FPGA). Optimization of the system's processing time is the main goal of this project. Results associated with the processing time and area occupancy (on FPGA) for various population sizes are analyzed. Studies concerning the accuracy of the GA response for the optimization of two variables functions were also evaluated for the hardware implementation. However, the high-performance implementation proposed in this paper is able to work with more variable from some adjustments on hardware architecture. The results showed that the GA full-parallel implementation achieved throughput about 16 millions of generations per second and speedups between 17 and 170,000 associated with several works proposed in the literature.
引用
收藏
页码:4014 / 4039
页数:26
相关论文
共 50 条
  • [11] High-Performance Parallel Radix Sort on FPGA
    Romanous, Bashar
    Rezvani, Mohammadreza
    Huang, Junjie
    Wong, Daniel
    Papalexakis, Evangelos E.
    Tsotras, Vassilis J.
    Najjar, Walid
    28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 224 - 224
  • [12] Data dependency reduction for high-performance FPGA implementation of DEFLATE compression algorithm
    Kim, Youngil
    Choi, Seungdo
    Jeong, Joonyong
    Song, Yong Ho
    JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 98 : 41 - 52
  • [13] FPGA Implementation of Parallel Particle Swarm Optimization Algorithm and Compared with Genetic Algorithm
    Ben Ameur, Mohamed Sadek
    Sakly, Anis
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2016, 7 (08) : 57 - 64
  • [14] A high-performance hardware implementation of a survival-based genetic algorithm
    Shackleford, B
    Okushi, E
    Yasuda, M
    Koizumi, H
    Seo, K
    Iwamoto, T
    Yasuura, H
    PROGRESS IN CONNECTIONIST-BASED INFORMATION SYSTEMS, VOLS 1 AND 2, 1998, : 686 - 691
  • [15] Parallel Delay-And-Sum Algorithm Implemented on SuperVessel Cloud with High-Performance FPGA
    Chen, Junying
    Zhou, Shunfeng
    Min, Huaqing
    PROCEEDINGS OF 2016 IEEE 18TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS; IEEE 14TH INTERNATIONAL CONFERENCE ON SMART CITY; IEEE 2ND INTERNATIONAL CONFERENCE ON DATA SCIENCE AND SYSTEMS (HPCC/SMARTCITY/DSS), 2016, : 1015 - 1020
  • [16] The FPGA High-Performance Computing Alliance Parallel Toolkit
    Baxter, Rob
    Booth, Stephen
    Bull, Mark
    Cawood, Geoff
    Perry, James
    Parsons, Mark
    Simpson, Alan
    Trew, Arthur
    McCormick, Andrew
    Smart, Graham
    Smart, Ronnie
    Cantle, Allan
    Chamberlain, Richard
    Genest, Gildas
    NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 301 - +
  • [17] Parallel FPGA implementation of DCD algorithm
    Liu, Jie
    Quan, Zhi
    Zakharov, Yuriy
    PROCEEDINGS OF THE 2007 15TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING, 2007, : 331 - +
  • [18] High-Performance Implementation of Power Components on FPGA Platform
    Amin Jarrah
    Zaid Sari Haymoor
    Hussein M. K. Al-Masri
    Abedalmuhdi Almomany
    Journal of Electrical Engineering & Technology, 2022, 17 : 1555 - 1571
  • [19] High-Performance Implementation of Power Components on FPGA Platform
    Jarrah, Amin
    Haymoor, Zaid Sari
    Al-Masri, Hussein M. K.
    Almomany, Abedalmuhdi
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2022, 17 (03) : 1555 - 1571
  • [20] Fully parallel FPGA Implementation of an Artificial Neural Network Tuned by Genetic Algorithm
    Dumesnil, Etienne
    Beaulieu, Philippe-Olivier
    Boukadoum, Mounir
    2018 16TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2018, : 365 - 369