High-Performance Parallel Implementation of Genetic Algorithm on FPGA

被引:28
|
作者
Torquato, Matheus F. [1 ]
Fernandes, Marcelo A. C. [2 ]
机构
[1] Swansea Univ, Coll Engn, Swansea SA2 8PP, W Glam, Wales
[2] Fed Univ Rio Grande Norte UFRN, Dept Comp Engn & Automat, BR-59078970 Natal, RN, Brazil
关键词
Parallel implementation; FPGA; Genetic algorithms; Reconfigurable computing; HARDWARE IMPLEMENTATION;
D O I
10.1007/s00034-019-01037-w
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Genetic algorithms (GAs) are used to solve search and optimization problems in which an optimal solution can be found using an iterative process with probabilistic and non-deterministic transitions. However, depending on the problem's nature, the time required to find a solution can be high in sequential machines due to the computational complexity of genetic algorithms. This work proposes a full-parallel implementation of a genetic algorithm on field-programmable gate array (FPGA). Optimization of the system's processing time is the main goal of this project. Results associated with the processing time and area occupancy (on FPGA) for various population sizes are analyzed. Studies concerning the accuracy of the GA response for the optimization of two variables functions were also evaluated for the hardware implementation. However, the high-performance implementation proposed in this paper is able to work with more variable from some adjustments on hardware architecture. The results showed that the GA full-parallel implementation achieved throughput about 16 millions of generations per second and speedups between 17 and 170,000 associated with several works proposed in the literature.
引用
收藏
页码:4014 / 4039
页数:26
相关论文
共 50 条
  • [1] High-Performance Parallel Implementation of Genetic Algorithm on FPGA
    Matheus F. Torquato
    Marcelo A. C. Fernandes
    Circuits, Systems, and Signal Processing, 2019, 38 : 4014 - 4039
  • [2] A High-Performance Parallel Implementation of the Chambolle Algorithm
    Akin, Abdulkadir
    Beretta, Ivan
    Nacci, Alessandro Antonio
    Rana, Vincenzo
    Santambrogio, Marco Domenico
    Atienza, David
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1436 - 1441
  • [3] Efficient Implementation of a Genetic Algorithm for the Capacitated Vehicle Routing Problem on a High-Performance FPGA
    Heer, Maximilian Jakob
    Quevedo, Jose
    Abdelatti, Marwan F.
    Sendag, Resit
    Sodhi, Manbir
    2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, : 205 - 205
  • [4] Parallel implementation of genetic algorithm on FPGA using Vivado high level synthesis
    Alqudah, Eman
    Jarrah, Amin
    INTERNATIONAL JOURNAL OF BIO-INSPIRED COMPUTATION, 2020, 15 (02) : 90 - 99
  • [5] A High-Performance FPGA-Based Implementation of the LZSS Compression Algorithm
    Shcherbakov, Ivan
    Weis, Christian
    Wehn, Norbert
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 449 - 453
  • [6] A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine
    Barry Shackleford
    Greg Snider
    Richard J. Carter
    Etsuko Okushi
    Mitsuhiro Yasuda
    Katsuhiko Seo
    Hiroto Yasuura
    Genetic Programming and Evolvable Machines, 2001, 2 (1) : 33 - 60
  • [7] Implementation of a high-performance genetic algorithm processor for hardware optimization
    Kim, Jinjung
    Choi, Yunho
    Lee, Chongho
    Chung, Duckjin
    IEICE Transactions on Electronics, 2002, E85-C (1 SPEC.) : 195 - 203
  • [8] Implementation of a high-performance genetic algorithm processor for hardware optimization
    Kim, J
    Choi, Y
    Lee, C
    Chung, D
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (01): : 195 - 203
  • [9] High-Performance Matrix Eigenvalue Decomposition Using the Parallel Jacobi Algorithm on FPGA
    Di Yan
    Wei-Xing Wang
    Xiao-Wei Zhang
    Circuits, Systems, and Signal Processing, 2023, 42 : 1573 - 1592
  • [10] High-Performance Matrix Eigenvalue Decomposition Using the Parallel Jacobi Algorithm on FPGA
    Yan, Di
    Wang, Wei-Xing
    Zhang, Xiao-Wei
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 42 (3) : 1573 - 1592