High-Performance Parallel Implementation of Genetic Algorithm on FPGA

被引:28
作者
Torquato, Matheus F. [1 ]
Fernandes, Marcelo A. C. [2 ]
机构
[1] Swansea Univ, Coll Engn, Swansea SA2 8PP, W Glam, Wales
[2] Fed Univ Rio Grande Norte UFRN, Dept Comp Engn & Automat, BR-59078970 Natal, RN, Brazil
关键词
Parallel implementation; FPGA; Genetic algorithms; Reconfigurable computing; HARDWARE IMPLEMENTATION;
D O I
10.1007/s00034-019-01037-w
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Genetic algorithms (GAs) are used to solve search and optimization problems in which an optimal solution can be found using an iterative process with probabilistic and non-deterministic transitions. However, depending on the problem's nature, the time required to find a solution can be high in sequential machines due to the computational complexity of genetic algorithms. This work proposes a full-parallel implementation of a genetic algorithm on field-programmable gate array (FPGA). Optimization of the system's processing time is the main goal of this project. Results associated with the processing time and area occupancy (on FPGA) for various population sizes are analyzed. Studies concerning the accuracy of the GA response for the optimization of two variables functions were also evaluated for the hardware implementation. However, the high-performance implementation proposed in this paper is able to work with more variable from some adjustments on hardware architecture. The results showed that the GA full-parallel implementation achieved throughput about 16 millions of generations per second and speedups between 17 and 170,000 associated with several works proposed in the literature.
引用
收藏
页码:4014 / 4039
页数:26
相关论文
共 33 条
  • [1] High-Speed General Purpose Genetic Algorithm Processor
    Alinodehi, Seyed Pourya Hoseini
    Moshfe, Sajjad
    Zaeimian, Masoumeh Saber
    Khoei, Abdollah
    Hadidi, Khairollah
    [J]. IEEE TRANSACTIONS ON CYBERNETICS, 2016, 46 (07) : 1551 - 1565
  • [2] FPGA based hardware implementation of Bat Algorithm
    Ben Ameur, Mohamed Sadok
    Sakly, Anis
    [J]. APPLIED SOFT COMPUTING, 2017, 58 : 378 - 387
  • [3] Chapman K., 2014, Xilinx AllProgrammable
  • [4] Chen Y., 2011, 2011 INT C EL OPT IC, V4, pV4
  • [5] A parameterised genetic algorithm IP core: FPGA design, implementation and performance evaluation
    Deliparaschos, K. M.
    Doyamis, G. C.
    Tzafestas, S. G.
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (11) : 1149 - 1166
  • [6] Fernando P., 2008, IEEE INT S PARALLEL, P1
  • [7] Customizable FPGA IP Core Implementation of a General-Purpose Genetic Algorithm Engine
    Fernando, Pradeep R.
    Katkoori, Srinivas
    Keymeulen, Didier
    Zebulum, Ricardo
    Stoica, Adrian
    [J]. IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2010, 14 (01) : 133 - 149
  • [8] Pseudonoise sequences based on algebraic feedback shift registers
    Goresky, M
    Klapper, A
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 2006, 52 (04) : 1649 - 1662
  • [9] Guo L., 2016, SIGARCH Comput. Archit. News, V43, P86, DOI [10.1145/2927964.2927980, DOI 10.1145/2927964.2927980]
  • [10] A general-purpose framework for FPGA-accelerated genetic algorithms
    Guo, Liucheng
    Funie, Andreea Ingrid
    Xie, Zhongliu
    Thomas, David
    Luk, Wayne
    [J]. INTERNATIONAL JOURNAL OF BIO-INSPIRED COMPUTATION, 2015, 7 (06) : 361 - 375