Fault-tolerant cube-connected cycles architectures capable of quick broadcasting by using spare circuits

被引:0
作者
Tsuda, N
机构
关键词
cube-connected cycles; fault-tolerant; additional bypass linking; node coloring; quick broadcasting;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The construction of fault-tolerant processor a.-rays with interconnections of cube-connected cycles (CCCs) by using an advanced spare-connection scheme for k-out-of-n redundancies called ''generalized additional bypass linking'' is described. The connection scheme uses bypass links with wired OR connections to spare processing elements (PEs) without external switches, and can reconfigure complete arrays by tolerating faulty portions in these PEs and links. The spare connections are designed as a node-coloring problem of a CCC graph with a minimum distance of 3: the chromatic numbers corresponding to the number of spare PE connections were evaluated theoretically. The proposed scheme can be used for constructing various k-out-of-n configurations capable of quick broadcasting by using spare circuits, and is superior to conventional schemes in terms of extra PE connections and reconfiguration control. In particular. it allows construction of optimal r-fault-tolerant configurations that provide r spare PEs and r extra connections per PE for CCCs with 4x PEs (x: integer) in each cycle.
引用
收藏
页码:871 / 878
页数:8
相关论文
共 19 条
[1]  
[Anonymous], IEEE T COMPUT
[2]   THE CUBICAL RING CONNECTED CYCLES - A FAULT-TOLERANT PARALLEL COMPUTATION NETWORK [J].
BANERJEE, P .
IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (05) :632-636
[3]  
BRUCK J, 1991, P 1991 INT C PAR PRO, V1, P692
[4]   SOME PRACTICAL ISSUES IN THE DESIGN OF FAULT-TOLERANT MULTIPROCESSORS [J].
DUTT, S ;
HAYES, JP .
IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (05) :588-598
[5]  
HAYES JP, 1976, IEEE T COMPUT, V25, P875, DOI 10.1109/TC.1976.1674712
[6]  
HORIGUCHI S, 1995, INT CONF WAFER SCALE, P163
[7]  
HORIGUCHI S, 1994, INT CONF WAFER SCALE, P61, DOI 10.1109/ICWSI.1994.291263
[8]   HYPERCUBE MULTIPROCESSORS WITH BUS CONNECTIONS FOR IMPROVING COMMUNICATION PERFORMANCE [J].
ISHIKAWA, T .
IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (11) :1338-1344
[9]  
Ishikawa T., 1990, Systems and Computers in Japan, V21, P57, DOI 10.1002/scj.4690210306
[10]   RECONFIGURABLE CUBE-CONNECTED CYCLES ARCHITECTURES [J].
KUO, SY ;
FUCHS, WK .
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1990, 9 (01) :1-10