Capacitive inter-chip data and power transfer for 3-D VLSI

被引：77

作者：

Culurciello, Eugenio ^{[1
]}

Andreou, Andreas G.

机构：

[1] Yale Univ, Dept Elect Engn, New Haven, CT 06520 USA

[2] Johns Hopkins Univ, Dept Elect & Comp Engn, Baltimore, MD 21218 USA

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2006年 / 53卷 / 12期

基金：

美国国家航空航天局; 美国国家科学基金会;

关键词：

AC coupling; capacitive coupling; chip-to-chip communication; multichip module; proximity communication; silicon-on-insulator (SOI); silicon-on-sapphire (SOS); threedimensional (3-D) integration;

D O I：

10.1109/TCSII.2006.885073

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on inter-chip bidirectional communication and power transfer between two stacked chips. The experimental prototype system components were fabricated in a 0.5-mu m silicon-on-sapphire CMOS technology. Bi-directional communication between the two chips is experimentally measured at 1 Hz - 15 MHz. The circuits on the floating top chip are powered with capacitively coupled energy using a charge pump. This is the first demonstration of simultaneous nongalvanic power and data transfer between chips in a stack. The potential use in 3-D VLSI is aimed at reducing costs and complexity that are associated with galvanic inter-chip vias in 3-D integration.

引用

页码：1348 / 1352

页数：5

共 21 条

[1]

Andreou A. G., 2001, IEEE Circuits and Systems Magazine, V1, P22, DOI 10.1109/7384.963464

[2]

BUCHNER R, 1989, P IEEE SOS SOI TECHN, P72

[3]

Burns J., 2000, 2000 IEEE International SOI Conference. Proceedings (Cat. No.00CH37125), P20, DOI 10.1109/SOI.2000.892749

[4] High-performance on-chip transformers [J].

Chong, K ;

Xie, YH .

IEEE ELECTRON DEVICE LETTERS, 2005, 26 (08) :557-559

[5] Isolation charge pump fabricated in silicon on sapphire CMOS technology [J].

Culurciello, E ;

Pouliquen, PO ;

Andreou, AG .

ELECTRONICS LETTERS, 2005, 41 (10) :590-592

[6] Monolithic digital galvanic isolation buffer fabricated in silicon on sapphire CMOS [J].

Culurciello, E ;

Pouliquen, PO ;

Andreou, AG ;

Strohbehn, K ;

Jaskulek, S .

ELECTRONICS LETTERS, 2005, 41 (09) :526-528

[7] ON-CHIP HIGH-VOLTAGE GENERATION IN MNOS INTEGRATED-CIRCUITS USING AN IMPROVED VOLTAGE MULTIPLIER TECHNIQUE [J].

DICKSON, JF .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (03) :374-378

[8] Proximity communication [J].

Drost, RJ ;

Hopkins, RD ;

Ho, R ;

Sutherland, IE .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (09) :1529-1535

[9]

Kanda K, 2003, ISSCC DIG TECH PAP I, V46, P186

[10]

KIM J, 2004, P IEEE CUST INT C OC, V1, P35

← 1 2 3 →