High-Speed Implementation of PRESENT on AVR Microcontroller

被引：5
|
作者：
Kwon, Hyeokdong [1 ]
Kim, Young Beom [2 ]
Seo, Seog Chung [2 ,3 ]
Seo, Hwajeong [1 ]
机构：
[1] Hansung Univ, Div IT Convergence Engn, Seoul 136792, South Korea
[2] Kookmin Univ, Dept Financial Informat Secur, Seoul 02707, South Korea
[3] Kookmin Univ, Dept Informat Secur Cryptol & Math, Seoul 02707, South Korea
来源：
MATHEMATICS | 2021年 / 9卷 / 04期
基金：
新加坡国家研究基金会;
关键词：
PRESENT; counter mode of operation; AVR; software implementation;
D O I：
10.3390/math9040374
中图分类号：
O1 [数学];
学科分类号：
0701 ; 070101 ;
摘要：
We propose the compact PRESENT on embedded processors. To obtain high-performance, PRESENT operations, including an add-round-key, a substitute layer and permutation layer operations are efficiently implemented on target embedded processors. Novel PRESENT implementations support the Electronic Code Book (ECB) and Counter (CTR). The implementation of CTR is improved by using the pre-computation for one substitute layer, two diffusion layer, and two add-round-key operations. Finally, compact PRESENT on target microcontrollers achieved 504.2, 488.2, 488.7, and 491.6 clock cycles per byte for PRESENT-ECB, 16-bit PRESENT-CTR (RAM-based implementation), 16-bit PRESENT-CTR (ROM-based implementation), and 32-bit PRESENT-CTR (ROM-based implementation) modes of operation, respectively. Compared with former implementation, the execution timing is improved by 62.6%, 63.8%, 63.7%, and 63.5% for PRESENT-ECB, 16-bit PRESENT-CTR (RAM based implementation), 16-bit PRESENT-CTR (ROM-based implementation), and 32-bit PRESENT-CTR (ROM-based implementation) modes of operation, respectively.
引用
收藏
页码：1 / 16
页数：15
相关论文
共 50 条
  • [11] HARVARD ARCHITECTURE PUSHES MICROCONTROLLER IC INTO HIGH-SPEED REALM.
    Goodhue, Greg
    Jenkins, Jesse
    Khan, Ata
    Electronic components & applications, 1986, 8 (01): : 32 - 38
  • [12] Secure and Robust Internet of Things with High-Speed Implementation of PRESENT and GIFT Block Ciphers on GPU
    Kim, Hyunjun
    Eum, Siwoo
    Lee, Wai-Kong
    Lee, Sokjoon
    Seo, Hwajeong
    APPLIED SCIENCES-BASEL, 2022, 12 (20):
  • [13] THE ARCHITECTURE AND IMPLEMENTATION OF A HIGH-SPEED HOST INTERFACE
    DAVIE, BS
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1993, 11 (02) : 228 - 239
  • [14] High-speed software implementation of Huffmann coding
    Kawahara, M
    Chiu, YJ
    Berger, T
    DCC '98 - DATA COMPRESSION CONFERENCE, 1998, : 553 - 553
  • [15] Research and implementation of High-speed Aviation Bus
    Yi, Yunhui
    Pei, Changxing
    Chen, Nan
    Ren, Yuan
    Zhu, Changhua
    ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 998 - 1002
  • [16] Design and implementation of a high-speed transport protocol
    Netravali, Arun N., 2010, (38):
  • [17] Design and implementation of an SDH High-Speed Switch
    Zhang, De-Hui
    Zhao, Quan-Liang
    Han, Jun-Gang
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : D17 - D18
  • [18] HIGH-SPEED DIGITAL COMPUTER IMPLEMENTATION TECHNIQUES
    HYATT, GP
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1968, ED15 (06) : 422 - &
  • [19] High-speed implementation of ubiquitous stream cipher
    Lee, H
    Kim, H
    System Simulation and Scientific Computing, Vols 1 and 2, Proceedings, 2005, : 1624 - 1631
  • [20] TECHNIQUES FOR HIGH-SPEED IMPLEMENTATION OF NONLINEAR CANCELLATION
    KASTURIA, S
    WINTERS, JH
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1991, 9 (05) : 711 - 717
12345